EXHIBIT 4

Issued by the

UNITED STATES DISTRICT COURT

NORTHERN DISTRICT OF CALIF	ORNIA
SYNOPSYS, INC., a Delaware corporation,	
SUBPOR	ENA IN A CIVIL CASE
	er: 1 05-701 GMS CT OF DELAWARE)
TO: Paul Rodman, Google, Inc., 1600 Amphitheatre Pa Mountain View, CA 94043	arkway, Building 43,
YOU ARE COMMANDED to appear in the United States District Court a testify in the above case.	t the place, date, and time specified below to
PLACE OF TESTIMONY	COURTROOM
	DATE AND TIME
YOU ARE COMMANDED to appear at the place, date, and time specified be the above case.	pelow to testify at the taking of a deposition in
PLACE OF DEPOSITION Dechert LLP, 1117 California Avenue, Palo Alto, CA 94304	DATE AND TIME December 20, 2006 9:00 a.m.
X YOU ARE COMMANDED to produce and permit inspection and copying place, date, and time specified below (list documents or objects): Please see Attachment A.	of the following documents or objects at the
PLACE Dechert LLP, 1117 California Avenue, Palo Alto, CA 94304	DATE AND TIME December 11, 2006
YOU ARE COMMANDED to permit inspection of the following premises	at the date and time specified below.
PREMISES	DATE AND TIME
Any organization not a party to this suit that is subpoenaed for the taking of a dedirectors, or managing agents, or other persons who consent to testify on its behalf, the matters on which the person will testify. Federal Rules of Civil Procedure, 30(b)	and may set forth, for each person designated,
ISSUING OFFICER'S SIGNATURE AND TITLE (INDICATE IF ATTORNEY FOR PLAINTIFF OR DEFENDANCE)	NT) DATE
Attorneys for Plaintiff SYNOPSYS, INC. ISSUING OFFICER'S NAME ADDRESS AND TELEPHONE NUMBER	November 27, 2006
Daniel B. Epstein, Dechert LLP, 1117 California Ave (650) 813-4800	enue, Palo Alto, CA 94304

⁽See Rule 45, Federal Rules of Civil Procedure, parts C & D on reverse)

¹ If action is pending in district other than district of issuance, state district under case number.

AO 88 (Rev. 11/94) Subpoena in a Civil Case		
	PROOF C	F SERVICE
DATE	PLACE	
SERVED		
SERVED ON (PRINT NAME)		MANNER OF SERVICE
		TITLE
SERVED BY (PRINT NAME)		IIILE
	DECLARATION	ON OF SERVER
I declare under penalty of perjury		States of America that the foregoing information contained in the
Proof of Service is true and correct.		
Executed on		
DATE		SIGNATURE OF SERVER
		ADDRESS OF SERVER

Rule 45, Federal Rules of Civil Procedure, Parts C & D: (c) PROTECTION OF PERSONS SUBJECT TO SUBPOENAS.

- (1) A party or an attorney responsible for the issuance and service of a subpoena shall take reasonable steps to avoid imposing undue burden or expense on a person subject to that subpoena. The court on behalf of which the subpoena was issued shall enforce this duty and impose upon the party or attorney in breach of this duty an appropriate sanction which may include, but is not limited to, lost earnings and reasonable attorney's fee.
- (2) (A) A person commanded to produce and permit inspection and copying of designated books, papers, documents or tangible things, or inspection of premises need not appear in person at the place of production or inspection unless commanded to appear for deposition, hearing or trial.
- (B) Subject to paragraph (d) (2) of this rule, a person commanded to produce and permit inspection and copying may, within 14 days after service of subpoena or before the time specified for compliance if such time is less than 14 days after service, serve upon the party or attorney designated in the subpoena written objection to inspection or copying of any or all of the designated materials or of the premises. If objection is made, the party serving the subpoena shall not be entitled to inspect and copy materials or inspect the premises except pursuant to an order of the court by which the subpoena was issued. If objection has been made, the party serving the subpoena may, upon notice to the person commanded to produce, move at any time for an order to compel the production. Such an order to comply production shall protect any person who is not a party or an officer of a party from significant expense resulting from the inspection and copying commanded.
- (3) (A) On timely motion, the court by which a subpoena was issued shall quash or modify the subpoena if it
 - (i) fails to allow reasonable time for compliance,
- (ii) requires a person who is not a party or an officer of a party to travel to a place more than 100 miles from the place where that person resides, is employed or regularly transacts business in person, except that, subject to

the provisions of clause (c) (3) (B) (iii) of this rule, such a person may in order to attend trial be commanded to travel from any such place within the state in which the trial is held, or the demanding party to contest the claim.

- (iii) requires disclosure of privileged or other protected matter and no exception or waiver applies, or
 - (iv) subjects a person to undue burden.
 - (B) If a subpoena
- (i) requires disclosure of a trade secret or other confidential research, development, or commercial information, or
- (ii) requires disclosure of an unretained expert's opinion or information not describing specific events or occurrences in dispute and resulting from the expert's study made not at the request of any party, or
- (iii) requires a person who is not a party or an officer of a party to incur substantial expense to travel more than 100 miles to attend trial, the court may, to protect a person subject to or affected by the subpoena, quash or modify the subpoena, or if the party in who behalf the subpoena is issued shows a substantial need for the testimony or material that cannot be otherwise met without undue hardship and assures that the person to whom the subpoena is addressed will be reasonably compensated, the court may order appearance or production only upon specified conditions.

(d) DUTIES IN RESPONDING TO SUBPOENA.

- (1) A person responding to a subpoena to produce documents shall produce them as they are kept in the usual course of business or shall organize and label them to correspond with the categories in the demand.
- (2) When information subject to a subpoena is withheld on a claim that is privileged or subject to protection as trial preparation materials, the claim shall be made expressly and shall be supported by a description of the nature of the documents, communications, or things not produced that is sufficient to enable the demanding party to contest the claim.

ATTACHMENT A

Pursuant to Rules 34 and 45 of the Federal Rules of Civil Procedure, Plaintiff SYNOPSYS, INC. ("SYNOPSYS") requests that Paul Rodman ("YOU") produce and permit the inspection and copying of the documents or tangible things described below in YOUR possession, custody, or control.

INSTRUCTIONS

- 1. Unless otherwise noted, this set of requests requires the production of documents or tangible things that were prepared, created, written, sent, dated or received at any time up to the present.
- 2. In producing documents or tangible things pursuant to these demands, YOU must produce documents as they are kept in the usual course of business or must organize and label the documents to correspond with the categories in the document requests.
- 3. If YOU withhold any documents or tangible things under a claim of privilege, please furnish with the response to these demands a privilege and/or redaction log identifying each document or tangible thing for which privilege is claimed, including the following information:
 - a. The date, sender, recipient, and subject matter of the documents or tangible thing;
 - b. The basis upon which privilege is claimed;
- c. The paragraphs, paragraph, or subparts of the demand to which the document or tangible thing corresponds.

///

DEFINITIONS

- 1. "SYNOPSYS" means plaintiff, Synopsys, Inc.
- 2. "MAGMA" means defendant, Magma Design Automation, Inc.
- 3. "ACTION" means the action entitled *Synopsys, Inc. v. Magma Design Automation, Inc.*, Case No. 05-701 GMS, filed by Synopsys, Inc. in the United States District Court for the District of Delaware, as well as any allegations, claims, and counterclaims asserted by any parties therein.
 - 4. "YOU" and "YOUR" refer to Paul Rodman;
- 5. "RESHAPE" means Reshape, Inc. "RESHAPE" includes YOU and any other present or former employees, officers, and directors.
 - 6. "3DFX" means 3Dfx Interactive, Inc.
 - 7. "SGI" means Silicon Graphics, Inc.
 - 8. "MIPS" means MIPS Technologies, Inc.
 - 9. "NINTENDO" means Nintendo Co., Ltd.
 - 10. "INTEL" means Intel Corp.
- 11. "'093 PATENT" means United States Patent No. 6,854,093. A copy of U.S. Patent No. 6,854,093 is provided as Attachment B.
- 12. "'116 PATENT" means United States Patent No. 6,857,116. A copy of U.S. Patent No. 6,857,116 is provided as Attachment C.
 - 13. "RESHAPE PATENTS" means the '116 PATENT and the '093 PATENT.
- 14. "'658 PATENT" means United States Patent No. 5,757,658. A copy of U.S. Patent No. 5,757,658 is provided as Attachment E.

- 15. "RESHAPE PRODUCT" means any product made, distributed, licensed, leased, sold, marketed, or offered for sale by RESHAPE.
- 16. "RESHAPE SERVICE" means any service provided, licensed, sold, marketed, or offered for sale by RESHAPE.
- 17. "RESHAPE TECHNOLOGY" means any technology developed by RESHAPE. including but not limited to RESHAPE'S Hopper software, HopperMill methodology, Silo database, PdPerl programming language, and Application Service Provider (ASP) model.
 - 18. "PTO" means the United States Patent and Trademark Office.
- 19. "DOCUMENT" includes paper documents, electronic documents, and documents in any other form.
- 20. "PRIOR ART" is used as that term is generally understood in proceedings before the PTO. For example, "PRIOR ART" includes any documents, products, services, or technology existing before November 15, 2000 that contain ideas similar or close to those in the RESHAPE PATENTS. Furthermore, PRIOR ART includes all information that was subject to a duty of disclosure to the PTO with respect to the applications leading to the RESHAPE PATENTS, and all information that would have been subject to a duty of disclosure to the PTO had that information been known to the named inventors, to RESHAPE, or to RESHAPE's attorneys during the prosecution of the RESHAPE PATENTS. PRIOR ART also refers to the subject matter described in 35 U.S.C. §§ 102 and 103, including but not limited to: (1) publications physical devices, prototypes, uses, sales, and offers for sale and any DOCUMENT or thing evidencing any of the foregoing; and (2) any DOCUMENT or thing that any person has ever suggested may invalidate, anticipate, or make obvious – alone or in combination with other

DOCUMENTS or things or the skill or knowledge of a person of ordinary skill in the art: (a) any claim of the RESHAPE PATENTS, or (b) any claim pending during the prosecution of the RESHAPE PATENTS.

21. "COMMUNICATION" means any transfer of information, whether written, oral or otherwise.

REQUESTS FOR PRODUCTION

REQUEST FOR PRODUCTION NO. 1:

All DOCUMENTS relating to research, design, development, operation, or use of the RESHAPE PRODUCTS, SERVICES, or TECHNOLOGY before November 15, 2000, including but not limited to computer code, manuals, user documentation, memoranda, notebooks, e-mails, and other communications.

REQUEST FOR PRODUCTION NO. 2:

All DOCUMENTS relating to any sale, offer of sale, public disclosure or public use of any RESHAPE PRODUCT, SERVICE, or TECHNOLOGY before November 15, 2000, including but not limited to advertisements, brochures, articles, press releases, pamphlets, price lists, product specifications, product announcements, product descriptions, sales reports, sales forecasts, requests for quotations, quotes, purchase orders, invoices, shipping orders, and receipts.

REQUEST FOR PRODUCTION NO. 3:

All DOCUMENTS and things relating to the design, improvement, or modification of any chip or integrated circuit using RESHAPE TECHNOLOGY, including but not limited to the 3DFX Rage chip, the 3DFX Rampage chip, the MIPS R8000 chip, the Nintendo64 RCP chip, the

INTEL iWarp chip, or the SGI Magic Carpet chip. YOUR production should include the chips themselves to the extent such chips are in YOUR possession, custody, or control.

REQUEST FOR PRODUCTION NO. 4:

All DOCUMENTS relating to agreements, contracts, or communications between RESHAPE and its customers, including but not limited to SGI, MIPS, NINTENDO, INTEL, and 3DFX.

REQUEST FOR PRODUCTION NO. 5:

All DOCUMENTS relating to the founding of RESHAPE, including but not limited to negotiations, agreements, and communications between or among SGI, Paul Rodman, and/or Margie Levine relating to RESHAPE, RESHAPE technology, or SGI technology.

REQUEST FOR PRODUCTION NO. 6:

All DOCUMENTS relating to agreements, contracts, or communications between RESHAPE and MAGMA or between RESHAPE and SYNOPSYS, including DOCUMENTS relating to MAGMA'S negotiations for and/or purchase of the RESHAPE PATENTS and/or any other assets of RESHAPE.

REQUEST FOR PRODUCTION NO. 7:

All DOCUMENTS relating to the RESHAPE PATENTS, including: (a) invention disclosure statements; (b) DOCUMENTS relating to the conception, research, development, design, testing, and operation of any of the inventions claimed in the RESHAPE PATENTS; (c) agreements relating to the RESHAPE PATENTS; and (d) DOCUMENTS relating to the prosecution of the RESHAPE PATENTS, U.S. Patent No. 6,757,874, U.S. Patent No. 6,865,721, or any related patents.

REQUEST FOR PRODUCTION NO. 8:

All DOCUMENTS and things relating to the '658 PATENT, including but not limited to:
DOCUMENTS relating to ownership of the '658 PATENT; DOCUMENTS relating to the work
described in the '658 PATENT; and PRIOR ART to the inventions claimed in the '658 patent.

REQUEST FOR PRODUCTION NO. 9:

All DOCUMENTS relating to licenses or agreements relating to any RESHAPE PRODUCT, SERVICE, or TECHNOLOGY.

REQUEST FOR PRODUCTION NO. 10:

All DOCUMENTS relating to PRIOR ART to the invention in any claim of the RESHAPE PATENTS or to the invention in any claim pending during the prosecution of the RESHAPE PATENTS, regardless of whether or not such claim was rejected by the PTO examiner.

REQUEST FOR PRODUCTION NO. 11:

All DOCUMENTS and things relating to papers, articles, reports, presentations, publications, or Website content by any inventor named on the RESHAPE PATENTS existing before November 15, 2000, including all DOCUMENTS and things relating to the work described in any such paper, article, report, presentation, publication, or Website content.

REQUEST FOR PRODUCTION NO. 12:

All DOCUMENTS and things relating to the paper authored by Paul Rodman entitled "A Flow-Based, Abutted-Pin, Hierarchical Physical Design of Large Graphics Chip," including all DOCUMENTS and things relating to the work described in the paper.

REQUEST FOR PRODUCTION NO. 13:

DOCUMENTS sufficient to show how YOU and RESHAPE maintain and have maintained records relating to RESHAPE, including the DOCUMENTS described above.

ATTACHMENT B

United States Patent

(10) Patent No.:

US 6,854,093 B1

(45) Date of Patent:

Feb. 8, 2005

(54)	FACILITATING PRESS OPERATION IN ABUTTED-PIN HIERARCHICAL PHYSICAL DESIGN
------	--

- (75) Inventors: Peter Duhl, Cupertino, CA (US);
 Byron Dickinson, San Jose, CA (US);
 Margie Levine, Menio Park, CA (US);
 Paul Rodman, Palo Alto, CA (US)
- (73) Assignce: Reshape, Inc., Mountain View, CA (US)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 USC 154(b) by 279 days
- (21) Appl. No: 10/104,813(22) Filed: Mar. 22, 2002

Related U.S. Application Data

(63) Continuation of application No. (19/714,722, filed on Nov 15, 2000

(51)	Int. Cl.7	 	 G06F 17/50
(52)	U.S. CL		
	Eight of Connols		716/2. 3. 7. 8

(56) References Cited

U.S. PATENT DOCUMENTS

5,475,607 A	• 12/1995	Apic ct al	716/10
5,519,628 A	• 5/1996	Russell et al.	716/10
5,604,680 A	• 2/1997	Bamji et al	716/8
5,812,415 A	• 9/1998	Baisuck	716/11
5,831,869 A	• 11/1998	Ellis et al	716/6
5,943,235 A	• 8/1999	Entictal	700/98
5,970,238 A	• 10/1999	Shibata et al	716/8
6,009,250 A	• 12/1999	Ho et al	716/5
6,047,116 A	 4/2000 	Murakami et al	716/19
6,145,117 A	• 11/2000	Eng	716/18
6,167,555 A	• 12/2000	Lakos	716/.

6,167,556 A * 12/2000	Sun et al 716/3
6,185,727 B1 * 2/2001	Lichmann 716/19
0,100,127 ==	Lavin et al 716/19
1700-1400-1400-1400-1400-1400-1400-1400-	716/11
6,256,768 B1 * 7/2001	Igusn 716/11
6.275.971 B1 * 8/2001	Levy et al 716/5
6,289,493 B1 9/2001	Kita 716/11
6,295,633 B1 • 9/2001	Murakawa
6,301,698 B1 * 10/2001	Lin et al 716/19
6,327,695 BI * 12/2001	
6,343,370 B1 • 1/2002	Taoka et al
6,453,452 B1 * 9/2002	Chang et al 716/8
6,507,944 B1 * 1/2003	
	Greidinger et al 716/10
	Oletoinger et al
6,647,543 B2 * 11/2003	Yamada et al 716/21
5,665,857 B2 * 12/2003	Ayres 716/19
2002/0000995 A1 1/2002	Sawada et al. 345/620
	Parushkevov et al 716/3
2002/0188914 AJ * 12/2002	716/8
2003/0018948 A1 * 1/2003	Chang et al 716/8
2003/0046655 A1 * 3/2003	Kimura 716/19
-	

FOREIGN PATENT DOCUMENTS

07140966 A	٠	6/1995	G09G/5/36
11/10/1900 A		0/1773	00/0/0/0/20

* cited by examiner

Primary Examiner—Matthew Smith Assistant Examiner—Phallaka Kik

(74) Attorney, Agent, or Firm-Wagner, Murabito & Hao


ĹĹP (57)

JP

ABSTRACT

An abutted-pin hierarchical physical design process is described The abutted-pin hierarchical physical design provides solutions to the problems of the traditional hierarchical physical design and provides additional advantages and benefits. In particular, the abutted-pin hierarchical physical design does not have channels Moreover, in the abutted-pin hierarchical physical design, components of the top-level are merged into the block-level so that the top-level netlist is reduced significantly

40 Claims, 31 Drawing Sheets






FIGURE 1 (PRIOR ART) U.S. Patent

Feb. 8, 2005

Sheet 2 of 31

US 6,854,093 B1




FIGURE 2




FIGURE 3

U.S. Patent

Feb. 8, 2005 Sheet 4 of 31

US 6,854,093 B1

400




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7

U.S. Patent Feb. 8, 2005 Sheet 8 of 31 US 6,854,093 B1




FIGURE 8

US 6,854,093 B1 U.S. Patent Sheet 9 of 31 Feb. 8, 2005 SEMICONDUCTOR FACTORY 920 GDS II PHYSICAL DESIGN PHASE


FIGURE 9A (PRIOR ART)

U.S. Patent

Feb. 8, 2005

Sheet 10 of 31

US 6,854,093 B1






FIGURE 10A

10

20

US 6,854,093 B1 U.S. Patent Feb. 8, 2005 Sheet 12 of 31 300 _/

FIGURE 10B




FIGURE 10C

U.S. Patent Feb. 8, 2005 Sheet 14 of 31 US 6,854,093 B1




FIGURE 11A

U.S. Patent Feb. 8, 2005 Sheet 15 of 31 US 6,854,093 B1




FIGURE 11B




FIGURE 11C




FIGURE 12A




FIGURE 12B




FIGURE 12C




FIGURE 13A




FIGURE 13B




FIGURE 13C




FIGURE 14A




FIGURE 14B




FIGURE 14C




FIGURE 15A




FIGURE 15B




FIGURE 16A




FIGURE 16B




FIGURE 17A




FIGURE 17B

1

FACILITATING PRESS OPERATION IN ABUTTED-PIN HIERARCHICAL PHYSICAL DESIGN

This patent application is a continuation of application Ser. No 09/714,722, filed Nov 15, 2000, entitled "OPTI-MIZATION OF ABUTTED-PIN HIERARCHICAL PHYSICAL DESIGN", by Dahl et al, which is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to the field of integrated circuit design. More particularly, the present invention relates to the field of software tools for hierarchical physical design.

2 Related Art

The tremendous advances in technology have been fueled by improvements in integrated circuit design In particular, 20 integrated circuits have become smaller and more complex. Integrated circuit design engineers depend on electronic design automation (EDA) software tools to facilitate the design of integrated circuits

Typically, the integrated circuit design process begins with a specification which describes the functionality of the integrated circuit and may include a variety of constraints. Then, during a logic design phase, the logical implementation of the integrated circuit is determined Several operations are performed to obtain a logical representation of the integrated circuit. Generally, EDA software tools use register transfer logic (RTL) to represent the integrated circuit. However, additional EDA software tools may be used

After completing the logic design phase, the integrated circuit undergoes a physical design phase. Typically, the output of the logic design phase is a netlist, which is then used in the physical design phase. Here, EDA software tools layout the integrated circuit to obtain a representation of the physical components in the integrated circuit, whereas the representation indicates the manner in which the integrated circuit will be implemented on a semiconductor chip A variety of operations are performed on the layout of the integrated circuit

At the end of the physical design phase, the representation of the semiconductor chip (in which the integrated circuit is implemented) is sent to a semiconductor manufacturing plant

Typically, in the physical design phase, EDA software tools implement a flat physical design For example, the components (standard cells, macrocells, etc.) of the integrated circuit are placed during a placement operation and are routed during a routing operation. However, as the integrated circuit becomes more complex, the EDA software tools struggle to perform the placement operation and the routing operation. In particular, the performance of the EDA software tools degrades since the EDA software tools have to manipulate very large files during the placement operation and the routing operation. Moreover, as the complexity of the integrated circuit increases, the time necessary to complete the physical design phase increases significantly

Traditional hierarchical physical design has emerged as an alternative to the flat physical design. FIG. 1 illustrates the traditional hierarchical physical design 100. Here, the components of the integrated circuit are partitioned into a 65 plurality of blocks 10–30 Each block 10–30 includes a plurality of pins 50, whereas each pin 50 represents a

2

location where a signal can enter the block 10-30 or a location where a signal can exit the block 10-30. As illustrated in FIG 1, the traditional hierarchical physical design 100 includes a channel 40. The channel 40 provides space in order to connect the pins 50 of the blocks 10-30 to one another via metal (not shown) or any other wiring material. The traditional hierarchical physical design 100 enables the placement operation and the routing operation (as well as other operations) for the blocks 10-30 to be performed in parallel with EDA software tools, reducing the time period of the physical design phase. Moreover, the performance of the EDA software tools is improved because the file for each block 10-30 is much smaller than the file for the entire integrated circuit of the flat physical design. More importantly, the EDA software tools are better suited to optimize each block 10-30 than to optimize the entire integrated circuit of the flat physical design. However, the traditional hierarchical physical design 100 generates wasted space in the channel 40 and generates wiring problems in the channel 40, such as congestion and crosstalk. Moreover, the traditional hierarchical physical design 100 places and routes components at a top-level (shown in FIG. 1) and a block-level (within each block 10-30), causing inefficiencies and causing problems with EDA software tools which are configured to operate with flat physical designs

SUMMARY OF THE INVENTION

An abutted-pin hierarchical physical design process is described The abutted-pin hierarchical physical design provides solutions to the problems of the traditional hierarchical physical design and provides additional advantages and benefits. In particular, the abutted-pin hierarchical physical design does not have channels Moreover, in the abutted-pin hierarchical physical design, components of the top-level are merged into the block-level so that the top-level netlist is reduced significantly

In the integrated circuit design flow according to an embodiment of the present invention, the physical design phase receives the netlist from the logic design phase in addition, the physical design phase receives physical design information, whereas the physical design information can be any information about a prior integrated circuit that has undergone the physical design phase in an embodiment, the physical design information is stored in a database

In an embodiment of the present invention, the integrated circuit design flow of the present invention is utilized to optimize pin assignment. In an embodiment of the present invention, excess pins formed along a boundary between two blocks are removed

In an embodiment of the present invention, a software tool that performs a "press" operation preserves the properties associated with a segment of a top-level shape despite the shape operation (e.g., AND) being performed with the block and the top-level shape to obtain the segment

If the top-level object has the press property, the top-level object retains its location when the top-level object is "pressed" into a block If the top-level object does not have the press property, the top-level object generally does not retain its location when the top-level object is "pressed" into the block

If in the top-level netlist, the instantiation of a block includes a port that is unused, (thus, not needed for the top-level routing for pin assignment), a software tool removes the port from the top-level netlist, but the block-level netlist of the block remains unchanged

3

Some software tools are not able to represent the relationship that more than one port is coupled to a pin Hence, a software tool removes one of the ports from the netlist based on some criteria, such as whether a port is an input port or an output port

If in the top-level netlist, the instantiation of the block includes a port that is tied to either the power line (1) or the ground line (0) rather to a port of another block, a software tool removes the port from the top-level netlist to avoid routing the port at the top-level Moreover, the software tool 10 ties the port to either the power line (1) or the ground line (0) in the block-level netlist of the block

In an embodiment, a software tool performs an unwinding operation which adds to the block-level netlist—of bonding pad blocks—the ports (which were removed earlier by the software tool) that couple to the top-level inputs and to the top-level outputs Thus, the netlist modified by the physical design phase (e.g., repeater and buffers are added to the netlist) can be compared with the netlist originally received from the logic design phase. In particular, formal verification, layout versus schematic (LVS) verification, and design rules check (DRC) verification can be performed by software tools.

In an embodiment, each block-level netlist is partitioned into a first petlist and a second netlist. The second netlist and its associated extraction file of each block and the top-level netlist and its associated extraction file are utilized by software tools to perform the timing analysis. This timing analysis can be performed significantly faster than the case where the block-level netlist is not partitioned into the first netlist and the second netlist. In an embodiment, the timing graph resulting from the timing analysis can be analyzed to extract timing constraints (relating to the delay that can be generated by a block) for each block. Hence, if a block is optimized to meet its extracted timing constrains, the block is more likely to meet its timing parameter when the block interacts with the other blocks in the integrated circuit.

These and other advantages of the present invention will no doubt become apparent to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the drawing figures.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the present invention.

- FIG 1 illustrates the traditional hierarchical physical design 100
- FIG 2 illustrates an exemplary computer system 200 on which embodiments of the present invention may be practiced.
- FIG 3 illustrates an integrated circuit 300 generated with 55 software tools according to an embodiment of the abutted-pin hierarchical physical design process of the present invention.
- FIG 4 illustrates the abutted-pin hierarchical physical design process 400 according to an embodiment of the present invention
- FIG. 5 illustrates the abutted-pin hierarchical physical design process 500 as performed at the block-level in a particular block (450A-450C of FIG. 4) after step 440 of FIG. 4.
- FIG 6 illustrates the layout of the blocks 10-30 is established.

4

- FIG 7 illustrates a clock wire 320 and a power wire 310 of the top-level
- FIG. 8 illustrates a top-level route for obtaining the pin assignments for each block 10-30.
- FIG. 9A illustrates the integrated circuit design flow of the prior art
 - FIG. 9B illustrates the integrated circuit design flow according to an embodiment of the present invention
- FIG. 10A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention and using the integrated circuit design flow of the prior art (FIG 9A), showing the top-level routing for pin assignment.
- FIG 10B illustrates the integrated circuit 300 of FIG 10A at the block level.
- FIG. 10C illustrates the integrated circuit 300 of FIG 10B at the block-level.
- netlist) can be compared with the netlist originally received from the logic design phase. In particular, formal verification, layout versus schematic (LVS) verification, and design rules check (DRC) verification can be performed by software tools.
 - FIG. 11B illustrates the integrated circuit 300 of FIG 11A to the block-level
 - FIG. 11C illustrates the integrated circuit 300 of FIG. 11B at the block-level.
 - FIG. 12A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment
 - FIG. 12B illustrates the integrated circuit 300 of FIG. 12A at the block-level
 - FIG. 12C illustrates the integrated circuit 300 of FIG. 12B, showing the removal of excess pins
 - - FIG. 13B illustrates the segment 30A of FIG 13A.
 - FIG. 13C illustrates the integrated circuit 300 of FIG. 13A in the top-level, showing that the segment 30A has been removed from the top-level netlist and merged into the block-level netlist of block1 10
 - FIG. 14A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for a top-level object 60 (e.g., routing metal)
 - FIG. 14B illustrates the integrated circuit 300 at the block-level
 - FIG. 14C illustrates the integrated circuit 300 at the block-level
 - FIG. 15A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment
 - FIG. 15B illustrates that the port F of block1 10 has been removed from the top-level netlist
 - FIG. 16A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment
 - FIG. 16B illustrates that the port B of block1 10 has been removed from the netlist for the top-level routing for pin assignment

FIG. 17A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin

FIG. 17B illustrates that the port F of block1 10 has been 5 removed from the top-level netlist.

The drawings referred to in this description should not be understood as being drawn to scale except if specifically noted

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present

Notation and Nomenclature

are presented in terms of procedures, logic blocks, processing, and other symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the 40 substance of their work to others skilled in the art. In the present application, a procedure, logic block, process, etc., is conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities 45 Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proved convenient at times, principally for reasons of common usage, to refer 50 to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied 55 to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, a variety of terms are discussed that refer to the actions and processes of an electronic system or a computer system, or other electronic 60 computing device/system The computer system or similar electronic computing device manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the 65 computer system memories or registers or other such information storage, transmission, or display devices The

Filed 11/28/2006

present invention is also well suited to the use of other computer systems such as, for example, optical, mechanical, or quantum computers

Exemplary Computer System Environment

Aspects of the present invention are discussed in terms of steps executed on a computer system. Although a variety of different computer systems can be used with the present invention, an exemplary computer system 200 is shown in

With reference to FIG 2, portions of the present invention are comprised of computer-readable and computer executable instructions which reside, for example, in computerusable media of an electronic system such as the exemplary computer system. FIG 2 illustrates an exemplary computer system 200 on which embodiments of the present invention may be practiced. It is appreciated that the computer system 200 of FIG. 2 is exemplary only and that the present invention can operate within a number of different computer systems including general-purpose computer systems and embedded computer systems.

Computer system 200 includes an address/data bus 110 for communicating information, a central processor 101 coupled with bus 110 for processing information and instructions, a volatile memory 102 (e.g., random access memory RAM) coupled with the bus 110 for storing information and instructions for the central processor 101 and a non-volatile memory 103 (e.g., read only memory ROM) coupled with the bus 110 for storing static information and instructions for the processor 101. Exemplary computer system 200 also includes a data storage device 104 ("disk subsystem") such as a magnetic or optical disk and disk drive coupled with the bus 110 for storing information and instructions. Data storage device 104 can include one or Some portions of the detailed descriptions which follow 35 more removable magnetic or optical storage media (e.g., diskettes, tapes) which are computer readable memories. Memory units of computer system 200 include volatile memory 102, non-volatile memory 103 and data storage

Exemplary computer system 200 can further include an optional signal generating device 1108 (e.g., a network interface card "NIC") coupled to the bus 1110 for interfacing with other computer systems. Also included in exemplary computer system 200 of FIG. 2 is an optional alphanumeric input device 106 including alphanumeric and function keys coupled to the bus 110 for communicating information and command selections to the central processor 101 Exemplary computer system 200 also includes an optional cursor control or directing device 107 coupled to the bus 110 for communicating user input information and command selections to the central processor 101 An optional display device 105 can also be coupled to the bus 110 for displaying information to the computer user. Display device 105 may be a liquid crystal device, other flat panel display, cathode ray tube, or other display device suitable for creating graphic images and alphanumeric characters recognizable to the user Cursor control device 107 allows the user to dynamically signal the two-dimensional movement of a visible symbol (cursor) on a display screen of display device 105. Many implementations of cursor control device 107 are known in the art including a trackball, mouse, touch pad, joystick or special keys on alphanumeric input device 106 capable of signaling movement of a given direction or manner of displacement. Alternatively, it will be appreciated that a cursor can be directed and/or activated via input from alphanumeric input device 106 using special keys and key sequence commands

7

Abutted-Pin Hierarchical Physical Design

FIG. 3 illustrates an integrated circuit 300 generated with software tools according to the abutted-pin hierarchical physical design process of the present invention. The abutted-pin hierarchical physical design provides solutions to the problems of the traditional hierarchical physical design (see FIG. 1) and provides additional advantages and benefits. In particular, the abutted-pin hierarchical physical design does not have channels. Moreover, in the abutted-pin hierarchical physical design, components of the top-level are merged into the block-level so that the top-level netlist is reduced to instantiations of each block 10-30 and 60-94.

As illustrated in FIG. 3, the abutted-pin hierarchical physical design 300 includes a plurality of blocks 10-30 and 60-94. The nettist of the integrated circuit 300 is panitioned into the plurality of blocks 10-30 and 60-94 such that each block 10-30 and 60-94 has a block level netist. Blocks 10-30 have the major or core components of the integrated circuit 300 Blocks 60-94 have the bonding pads and other support circuitry of the integrated circuit 300 The blocks 10-30 and 60-94 can be rectangular in shape and can be rectilinear in shape It should be understood that the integrated circuit 300 can have any number of blocks

Each block 10-30 and 60-94 has one or more pins 50, whereas each pin 50 represents a location where a signal can enter the block 10-30 and 60-94 or a location where a signal can exit the block 10-30 and 60-94. The edge or boundary of each block 10-30 and 60-94 rests against the edge or boundary of another block 10-30 and 60-94, such that the pin 50 of one block abuts the pin 50 of another block

Moreover, the top-level components or objects (e.g., timing components, clock distribution wiring, power distribution wiring, repeaters, buffers, etc.) are not visible because they have been merged into the blocks 10-30 and 60-94 by 35 a "press" operation performed by a software tool. First, the top-level objects (e.g., timing components, clock distribution wiring, power distribution wiring, repeaters, buffers, etc) are placed and routed at the top-level (the top-level is shown in FIG 3). In the "press" operation, the top-level objects (e.g., timing components, clock distribution wiring, power distribution wiring, repeaters, buffers, etc.) that are within the boundary of a block 10-30 and 60-94 are removed from the top-level netlist and merged into the block-level netlist of that block 10-30 and 60-94. Hence, the abutted-pin hierarchical physical design 300 can be optimized by separately optimizing the individual blocks 10-30 and 60-94 Thus, the software tools can generate (e.g., perform placement, routing, timing, verification, etc.) and optimize the individual blocks 10-30 and 60-94 in parallel Moreover, a bug within an individual block 10-30 and 60-94 can be corrected by returning that individual block to the logic design phase, while the other blocks continue to undergo the physical design phase

FIG. 4 illustrates the abutted pin hierarchical physical 55 design process 400 according to an embodiment of the present invention At 410, a software tool receives the netlist of the integrated circuit from the logic design phase, as described above The netlist is partitioned into a plurality of blocks, each block having a block-level netlist in an 60 embodiment, the partitioning of the netlist focuses on reducing the number of ports or terminals of a block that need to couple to the ports or terminals of other blocks

At 420, a software tool performs top-level floor planning. Here, the layout of each block is determined At the end of 65 the top-level floor planning, the top-level for an integrated circuit 300 (as shown in FIG 6) is generated As illustrated

8

in FIG. 6, the layout of the blocks 10-30 is established In FIG. 6, the bonding pads 60-94 (of FIG 3) have been omitted

At 430, software tools perform top-level placement and routing for the top-level objects (e.g., timing components, clock distribution wiring, power distribution wiring, repeaters, buffers, etc.) FIG. 7 illustrates a clock wire 320 and a power wire 310 of the top-level The clock wire 320 is routed over BlockA 10 and BlockC 30. The power wire 310 is routed over BlockA 10. It should be understood that any number of additional top-level objects can be placed and routed at the top-level.

At 440, a software tool performs a top-level soute for obtaining the pin assignments for each block 10-30, as illustrated in FiG 8 Since each block 10-30 has one or more ports or terminals 47 that needs to couple to a port or terminal of another block 10-30, the pins for each block 10-30 have to be defined Initially, the ports 47 of each block 10-30 are placed in a general random location within each block at the top-level since the actual location of the port 47 is not known until a placement operation is performed at the block-level As illustrated in FIG 8, the location 45A-45F where a routing wire 48 crosses a boundary between two blocks is defined as a pin for each of the blocks 10-30, facilitating creation of pins that are abutted In an embodiment, a software tool creates each pin to have a width that is equivalent to the width of the routing wire 48 at the boundary between the two blocks. The pins 50 are illustrated

At 450A-450C, the abutted-pin hierarchical physical design process 400 enables software tools to generate and to optimize each block 10-30 in parallel at the block-level

FIG. 5 illustrates the abutted-pin hierarchical physical design process 500 as performed at the block-level in a particular block (450A-450C of FIG 4) after step 440 of FIG 4.

At 510, a software tool performs press operations. The top-level objects illustrated in FIG. 7 (e.g., a clock wire 320 and a power wire 310) and which are located within the boundary of a particular block, are pressed into the particular block. In particular, the top-level objects that are within the boundary of a particular block are removed from the top-level netlist and merged into the block-level netlist of that particular block. Moreover, the pins for the particular block are generated based on the location where the routing wire crosses the boundary between two blocks, as illustrated in FIG. 8 and FIG. 3.

At 520, a software tool performs block-level floor planning for the particular block At 530, a software tool performs a block-level placement operation for the particular block. At 540, software tools perform a variety of block-level operations to optimize the particular block. Additionally, at 550, a block-level route is performed for the particular block by a software tool. At 552 and 554, software tools perform a block-level extraction operation for determining capacitance and resistance at the nodes and perform block-level timing analysis operations for the particular block.

At 560 and 570, a variety of software tools perform a number of verification operations such as formal verification, layout versus schematic (LVS) verification, and design rules check (DRC) verification

FIG 9A illustrates the integrated circuit design flow of the prior art. As illustrated in FIG 9A, the physical design phase 910 receives the netlist from the logic design phase (not shown). The physical design phase 910 generates the physi-

9

cal design for the integrated circuit and outputs a GDS II file. The GDS II file is received by the semiconductor factory 920. The integrated circuit is fabricated by the semiconductor factory 920 on a semiconductor chip.

FIG. 9B illustrates the integrated circuit design flow 5 according to an embodiment of the present invention. As illustrated in FIG. 9B, the physical design phase 910 receives the netlist from the logic design phase (not shown). In addition, the physical design phase 910 receives physical design information 930, whereas the physical design information 930 can be any information about a prior integrated circuit that has undergone the physical design phase 910. In an embodiment, the physical design information 930 is stored in a database. For example, the physical design information 930 can be pin assignments of the prior integrated circuit, optimal clock distribution tree of the prior integrated circuit, parasitic extraction data of the prior integrated circuit, locations of obstructions such as a RAM of the prior integrated circuit, identification of congested blocks of the prior integrated circuit, metal resources for the blocks of the prior integrated circuit, or any other information which can facilitate optimizing the current integrated circuit Thus, the software tools of the physical design phase 910 can customize the current integrated circuit to avoid the problems of the prior integrated circuit and to realize the benefits of the prior integrated circuit

In the physical design phase 910, decisions made at the top-level with respect to the top-level objects, significantly influence the creation of problems at the block-level and the optimization operations at the block-level By using physical design information 930 (concerning the block-level of the prior integrated circuit) at the top-level of the current integrated circuit, the decisions made at the top-level with respect to the top-level objects of the current integrated circuit will be able to reduce the problems present in the 35 prior integrated circuit and will be able to generate solutions to overcome the problems present in the prior integrated circuit, improving the optimization of the abutted-pin hierarchical physical design process of the present invention. Thus, if the physical design information 930 has information about several prior integrated circuits, the current integrated circuit is more likely to be optimized

In addition, the physical design phase 910 generates the physical design for the integrated circuit and outputs a GDS II file Moreover, the physical design phase 910 stores physical design information 930 of the current integrated circuit to be used in the physical design phase 910 of a future integrated circuit. The GDS II file is received by the semi-conductor factory 920. The integrated circuit is fabricated by the semi-conductor factory 920 on a semiconductor chip

FIG 10A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention and using the integrated circuit design flow of the prior art (FIG 9A), showing the top-level routing for pin assignment. The port C of block1 10 is routed to port B of block2 20 The port A of block1 10 is routed to port D of block 20 This top-level routing has been performed after ports A-D where placed in a generally random location within each block 10-20 at the top-level since the actual locations of the ports A-D are not known until a placement operation is performed at the block-level. Here, the software tools at the top-level do not have access to the physical design information of a prior integrated circuit The locations 15 and 16 are where the routing metal 18 crosses the boundary between two blocks 10 and 20

FIG 10B illustrates the integrated circuit 300 of FIG. 10A. At the block-level, the pins 15A and 16A were formed

10

for block1 10. At the block-level, the pins 15B and 16B were formed for block2 20, whereas pin 15A abuts pin 158 and pin 16A abuts pin 16B. The pins 15A and 15B were formed at location 15 of FIG 10A. The pins 16A and 16B were formed at location 16 of FIG. 10A

FIG. 10C illustrates the integrated circuit 300 of FIG. 10B at the block-level. As illustrated in FIG. 10C, the block-level placement operation for block. 10 placed the ports A and C at locations that are different from the locations used to generate the pin assignments in FIG. 10A. In addition, the block-level placement operation for block. 2 20 placed the ports B and D at locations that are different from the locations used to generate the pin assignments in FIG. 10A. Hence, the block-level routing operations for blocks 10 and 20 generated an inefficient amount of routing wire 19 to couple the ports to the pins in each block. In sum, the pin assignment affects the optimization of the routing wire 19.

FIG. 11A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention and using the integrated circuit design flow of the present invention (FIG 9B), showing the toplevel routing for pin assignment. The port C of block1 10 is routed to port B of block2 20 The port A of block1 10 is routed to port D of block2 20 This top-level routing has been performed after each port A-D where placed in a particular location within each block 10-20 at the top-level, whereas the particular location was based on using the physical design information associated with the prior integrated circuit (FIGS. 1A-10C) Here, the software tools at the top-level have access to the physical design information of the prior integrated circuit (FIGS 10A-10C). The locations 15 and 16 are where the routing metal 18 crosses the boundary between two blocks 10 and 20

FIG. 11B illustrates the integrated circuit 300 of FIG. 11A at the block-level. At the block-level, the pins 15A and 16A were formed for block1 10. At the block-level, the pins 15B and 16B were formed for block2 20, whereas pin 15A abuts pin 15B and pin 16A abuts pin 16B. The pins 15A and 15B were formed at location 15 of FIG. 11A. The pins 16A and 16B were formed at location 16 of FIG. 11A. Here, the pins 15A and 15B are associated with ports A and D, unlike FIG. 10B where pins 15A and 15B were associated with ports C and B. Moreover, the pins 16A and 16B of FIG. 11B are associated with ports C and B, unlike FIG. 10B where pins 16A and 16B were associated with ports A and D.

FIG. 11C illustrates the integrated circuit 300 of FIG 11B at the block-level. As illustrated in FIG 11C, the block-level placement operation for block1 10 placed the ports A and C 50 at locations that are different from the locations used to generate the pin assignments in FIG 11A In addition, the block-level placement operation for block2 20 placed the ports B and D at locations that are different from the locations used to generate the pin assignments in FIG 11A. However, the difference in the location of the ports between FIG. 11A and FIG. 11C is less than the difference in the location of the ports between FIG 10A and FIG. 10C. Hence, the block-level routing operations for blocks 10 and 20 generated a more efficient amount of routing wire 19 to couple the ports to the pins in each block, compared to FIG. 10C. In sum, the pin assignments generated with the use of the physical design information of the prior integrated circuit (FIGS 10A-10C) were more optimal than the pin assignments generated without the use of the physical design 65 information of the prior integrated circuit (FIGS 10A-10C)

FIG. 12A illustrates an integrated circuit 300 based on the abuned-pin hierarchical physical design process of the

11

present invention, showing the top-level routing for pin assignment in the course of routing source port 24 of block3 30 to destination port 22 of block2 20, the software tool that performs the top-level routing for pin assignment crosses the boundary between block1 10 and block2 20 at locations 15,16, and 17, whereas the locations 15,16, and 17 will be defined as pins. The software tool is concerned with routing a path between the source port 24 and the destination port 22, but is not concerned about the number of times the path crosses the boundary between the same blocks

FIG 12B illustrates the integrated circuit 300 of FIG. 12A at the block-level The pins 15A-15B, 16A-16B, and 17A-17B are formed between block1 10 and block2 20 The pins 18A-18B are formed between block1 10 and block3 30. The presence of pins 16A-16B and 17A-17B causes additional routing metal to be added to block1 10 and block2 20 so that pins 15A, 16A, and 17A can be coupled within block1 10 and so that pins 15B, 16B, and 17B can be coupled within block2 20. Hence, one pair of pins (15A-15B or 16A-16B or 17A-17B) is sufficient.

FIG 12C illustrates the integrated circuit 300 of FIG. 12B, showing the removal of excess pins As illustrated in FIG 12C, excess pins 16A-16B and 17A-17B were removed from block1 10 and block2 20. This removal is based on a plurality of criteria, such as the current flow direction between the source port 24 and the destination port 22, the location of the excess pins relative to the source port 24 and the destination port 22, or any other criteria. Here, the criteria kept pins 15A-15B but deleted pins 16A-16B and 17A-17B

FIG. 13A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for a toplevel object 30 (e.g., routing metal) As described above, a software tool performs a press operation so that the portion of the top-level object 30 which is within the boundary of a particular block 10-20 is moved from the top-level netlist to the block-level netlist of the particular block 10-20 In particular, the segment 30A is pressed into block1 10 while the segment 30B is pressed into block2 20 In an embodiment, the shape operations of a database are-utilized in performing the press operation. In FIG. 13A, an AND operation would be performed with block1 10 and the shape 30 to obtain the segment 30A (FIG. 13B). Typically, the routing metal 30 includes a plurality of properties that are stored in a database. These properties identify the routing metal 30 and describe the function of the routing metal 30. However, in the shape operations (e.g., AND) of the prior art, the shape operation returns the segment 30A (FIG 13B) without its properties. Thus, these properties have to be

In the present invention, the software tool that performs the press operation preserves the properties associated with segment 30A of the routing metal 30 despite the shape operation (e.g., AND) performed with blockl 10 and the shape 30 to obtain the segment 30A (FIG. 13B)

FIG 13C illustrates the integrated circuit 300 of FIG. 13A in the top-level, showing that the segment 30A has been removed from the top-level netlist and merged into the 60 block-level netlist of block1 10 Moreover, the properties associated with segment 30A at the top-level are transferred to the segment 30A at the block-level.

FIG 14A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the 65 present invention, showing the top-level routing for a top-level object 60 (e.g., routing metal) As illustrated in FIG

12

14A, the top-level object 60 is routed through block1 10, block2 20, and block3 30. The locations 51-52 indicate top-level object 60 crosses a boundary between two blocks In an embodiment, a press property is added to the properties of the top-level object 60 stored in a database. If the top-level object 60 has the press property, the top-level object 60 retains its location when the top-level object 60 is pressed into block1 10, block2 20, and block3 30, as illustrated in the block-level view of the integrated circuit 300 in FIG. 14C. If the top-level object 60 does not have the press property, the top-level object 60 generally does not retain its location when the top-level object 60 is pressed into block1 10, block2 20, and block3 30, as illustrated in the block-level view of the integrated circuit 300 in FIG. 14B. For example, top-level objects such as power and ground have the press property. As illustrated in FIG 14B, the pins 51A-51B and 52A-52B are defined. However, the software tool is not constrained to placing the top-level object 60 in the block-level exactly as it was placed at the top-level. Moreover, the top-level object is placed in the block-level of block1 10, block2 20, and block3 30 according to the separate placement and routing requirements of block1 10, block2 20, and block3 30

FIG. 15A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment As illustrated in FIG 15A, in the top-level netlist, the instantiation of block1 10 includes a port F that is unused, thus, not needed for the top-level routing for pin assignment Hence, a software tool removes port F from the top-level netlist, but the block-level netlist of block1 10 remains unchanged In an embodiment, the software tool that performs the press operation removes the port F FIG. 15B illustrates that the port F of block1 10 has been removed from the top-level netlist

FIG. 16A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment As illustrated in FIG. 16A, port F and port B of block1 10 are coupled to port C of block2 20 with a routing metal 40. However, at location 30 the routing metal 40 crosses the boundary between block1 10 and block2 20. If a pin is formed within block1 10 at location 30, the pin would be coupled to port F and to port B However, some software tools are not able to represent this relationship (i.e., more than one port coupled to a pin) Hence, a software tool removes one of the ports (port F or port B) from the netlist based on some criteria, such as whether a port is an input port or an output port FIG 16B illustrates that the port B of block1 10 has been removed from the netlist for the top-level routing for pin assignment

FIG. 17A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment As illustrated in FIG 17A, in the top-level netlist, the instantiation of block1 10 includes a port F that is tied to either the power line (1) or the ground line (0) rather to a port of another block Hence, a software tool removes port F from the top-level netlist to avoid routing the port F at the top-level Moreover, the software tool ties the port F to either power line (1) or the ground line (0) in the block-level netlist of block1 10 FIG 17B illustrates that the port F of block1 10 has been removed from the top-level netlist.

As illustrated in FIG 3, the integrated circuit 300 based on the abunced-pin hierarchical physical design process of the present invention includes a North bond pad block 60, an

13

East bond pad block 70, a South bond pad block 80, and a West bond pad block 90, each having bond pad cells The top-level netlist of the integrated circuit 300 includes one or more top-level inputs for receiving external signals and one or more top-level outputs for transmitting signals off the chip The top-level inputs and the top-level outputs are coupled to bond pad cells. Typically, software tools which perform a routing operation are configured to not perform the routing operation if the netlist includes bond pad cells. Since the North bond pad block 60, the East bond pad block 70, the South bond pad block 80, and the West bond pad block 90 have bond pad cells in the block-level netlist, the software tools refuse to perform the routing operation in these blocks, preventing pins to be formed on the boundary between these blocks and the blocks 10-30 (the core 15 blocks)

In the present invention, the bond pad cells are marked as macrocells rather than bond pad cells, allowing pins to be formed on the boundary between these blocks 60, 70, 80, and 90 and the blocks 10-30 (the core blocks)

Typically, the block-level netlist of the North bond pad block 60, the East bond pad block 70, the South bond pad block 80, and the West bond pad block 90 include nets to the top-level inputs and nets to the top-level outputs. Generally, the block-level-netlist of the North bond pad block 60, the 25 East bond pad block 70, the South bond pad block 80, and the West bond pad block 90 include nets to the bond pad cells.

In an embodiment of the present invention, a software tool removes the nets to the top-level inputs and nets to the 30 top-level outputs so that the physical design of the integrated circuit can be accomplished as described above. In an embodiment, the software tool removes in the block-level netlist the ports that couple to the top-level inputs and to the top-level outputs. Moreover, the software tool adds a prop- 35 erty to the nets to the bond pad cells to indicate that these nets are suppose to couple to the top-level inputs and to the top-level outputs, facilitating an unwinding operation to rep establish at the block-level netlist the nets to the top-level inputs and nets to the top-level outputs that were removed 40 earlier The unwinding operation adds to the block-level netlist the ports (which were removed earlier) that couple to the top-level inputs and to the top-level outputs. Thus, the netlist modified by the physical design phase (e.g., repeater and buffers are added to the netlist) can be compared with 45 the netlist originally received from the logic design phase. In particular, formal verification, layout versus schematic (LVS) verification, and design rules check (DRC) verification can be performed by software tools

A challenge with implementing an integrated circuit based 50 on the abutted-pin hierarchical physical design process of the present invention involves analyzing the timing of signal paths that traverse more than one block. The timing of these global paths is difficult to analyzed compared to analyzing the timing of local paths, whereas local paths are signal 55 paths that do not leave a block. One method of analyzing the timing of these global paths involves partitioning the blocklevel netlist of each block into a first netlist and a second netlist. The first netlist includes nets which start at a register (or flip-flop) and end at a register (or flip-flop) within the 60 block, whereas each branch of the net also starts at a register (or flip-flop) and ends at a register (or flip-flop) within the block. The second netlist includes nets which are coupled to a pin of the block. Generally, the first netlist is 1/2 of the initial block-level netlist while the second netlist is 14 of the initial 65 block-level netlist. If the second netlist ratio is greater than 14, this indicates inefficient partitioning of the blocks

14

Once the first netlist and the second netlist are obtain, an extraction operation to obtain parasitic resistance and capacitance is performed on the second netlist of each block. In an embodiment, the partitioning of the block-level netlist and the extraction operation in each block are performed in parallel Moreover, an extraction operation is performed on the top-level netlist. In an embodiment, a software tool replaces the abutted pins of the top-level netlist with zero ohm resistors.

Some software tools utilized to perform the timing analysis are unable to operate on nellists having nets that are coupled to multiple pins of a block. In an embodiment of the present invention, these neilist are transformed by using "assign statements" to assign different names to the nets that are coupled to multiple pins of a block. Hence, each different named net can be coupled to a separate pin of the block

In an embodiment, the second netlist and its associated extraction file of each block and the top-level netlist and its associated extraction file are utilized by software tools to perform the timing analysis. This timing analysis can be performed significantly faster than the case where the block-level netlist is not partitioned into the first netlist and the second netlist in an embodiment, the timing graph resulting from the timing analysis can be analyzed to extract timing constraints (relating to the delay that can be generated by a block) for each block Hence, if a block is optimized to meet its extracted timing constraints, the block is more likely to meet its timing parameter when the block interacts with the other blocks in the integrated circuit.

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents

What is claimed is:

- 1 A method of pressing a top-level object into one or more blocks of a physical design, comprising:
 - a) performing a shape operation to identify a portion of said top-level object that is within a boundary of a particular block, wherein said top-level object includes a plurality of properties, and wherein said shape operation preserves said properties associated with said portion of said top-level object; and
 - b) moving said portion of said top-level object and said properties associated with said portion of said top-level object from a top-level netlist to a block-level netlist of said particular block so that said top-level object changes from a flattened state to a hierarchical state
- 2 A method as recited in claim 1 wherein said physical design is an abutted-pin hierarchical physical design.
- 3 A method as recited in claim 2 wherein said physical design includes a top-level physical design.
- 4 A method as recited in claim 2 wherein said physical design includes a block-level physical design.
- A method as recited in claim 1 wherein said top-level object is a timing component.
- 6 A method as recited in claim 1 wherein said top-level object is a clock distribution wiring

15

- 7. A method as recited in claim 1 wherein said top-level object is a power distribution wiring.
- 8. A method as recited in claim 1 wherein said top-level object is a routing metal
- 9 A method as recited in claim 1 wherein said shape 5 operation is an AND operation
- 10. A method as recited in claim 1 wherein said properties are stored in a database
- 11. A computer-readable medium comprising computerexecutable instructions stored therein for performing a 10 method of pressing a top-level object into one or more blocks of a physical design, said method comprising:
 - a) performing a shape operation to identify a portion of said top-level object that is within a boundary of a particular block, wherein said top-level object includes 15 a plurality of properties, and wherein said shape operation preserves said properties associated with said portion of said top-level object; and
 - b) moving said portion of said top-level object and said properties associated with said portion of said top-level object from a top-level netlist to a block-level netlist of said particular block so that said top-level object changes from a flattened state to a hierarchical state.
- 12 A computer-readable medium as recited in claim 11 wherein said physical design is an abulted-pin hierarchical 25 physical design
- 13. A computer-readable medium as recited in claim 12 wherein said physical design includes a top-level physical design.
- 14 A computer-readable medium as recited in claim 12 30 wherein said physical design includes a block-level physical design.
- 15 A computer-readable medium as recited in claim 11 wherein said top-level object is a timing component.
- 16. A computer-readable medium as recited in claim 11 35 wherein said top-level object is a clock distribution wiring. 17 A computer-readable medium as recited in claim 11
- wherein said top-level object is a power distribution wiring.

 18 A computer-readable medium as recited in claim 11
- wherein said top-level object is a routing metal.

 19 A computer-readable medium as recited in claim 11
- wherein said shape operation is an AND operation
 20 A computer-readable medium as recited in claim 11
- wherein said properties are stored in a database
 21. A method of pressing a top-level object into one or
- more blocks of a physical design, comprising:

 a) identifying a portion of said top-level object that is within a boundary of a particular block;
 - b) moving said portion of said top-level object from a 50 top-level netlist to a block-level netlist of said particular block so that said top-level object changes from a flattened state to a hierarchical state;
 - c) if said top-level object includes a press property, performing a block-level placement for said particular 55 block such that a block-level physical location of said portion of said top-level object is substantially equivalent to a top-level physical location of said portion of said top-level object; and
 - d) if said top-level object does not include a press 60 property, performing said block-level placement for said particular block without regard to said top-level physical location of said portion of said top-level object

16

- 22 A method as recited in claim 21 wherein said physical design is an abutted-pin hierarchical physical design.
- 23 A method as recited in claim 22 wherein said physical design includes a top-level physical design.
- 24. A method as recited in claim 22 wherein said physical design includes a block-level physical design
- 25. A method as recited in claim 21 wherein said top-level object is a timing component
- 26 A method as recited in claim 21 wherein said top-level object is a clock distribution wiring
- 27 A method as recited in claim 21 wherein said top-level object is a power distribution wiring
- 28 A method as recited in claim 21 wherein said top-level object is a routing metal.
- 29 A method as recited in claim 21 wherein said top-level object is a ground distribution wiring
- 30 A method as recited in claim 21 wherein said press property is stored in a database
- 31. A computer-readable medium comprising computerexecutable instructions stored therein for performing a method of pressing a top-level object into one or more blocks of a physical design, said method comprising:
 - a) identifying a portion of said top-level object that is within a boundary of a particular block;
 - b) moving said portion of said top-level object from a top-level netlist to a block-level netlist of said particular block so that said top-level object changes from a flattened state to a bierarchical state;
 - c) if said top-level object includes a press property, performing a block-level placement for said particular block such that a block-level physical location of said portion of said top-level object is substantially equivalent to a top-level physical location of said portion of said top-level object; and
 - d) if said top-level object does not include a press properly, performing said block-level placement for said particular block without regard to said top-level physical location of said portion of said top-level object.
- 32 A computer-readable medium as recited in claim 31 wherein said physical design is an abulted-pin hierarchical physical design
- 33 A computer-readable medium as recited in claim 32 wherein said physical design includes a top-level physical design
- 34. A computer-readable medium as recited in claim 32 wherein said physical design includes a block-level physical design.
- 35 A computer-readable medium as recited in claim 31 wherein said top-level object is a timing component
- 36 A computer-readable medium as recited in claim 31 wherein said top-level object is a clock distribution wiring
- 37 A computer-readable medium as recited in claim 31 wherein said top-level object is a power distribution wiring.

 38 A computer-readable medium as recited in claim 31
- wherein said top-level object is a routing metal.
- 39 A computer-readable medium as recited in claim 31 wherein said top-level object is a ground distribution wiring.
- 40 A computer-readable medium as recited in claim 31 wherein said press property is stored in a database.

* * * * *

ATTACHMENT C



(12) United States Patent Dahl et al.

(10) Patent No.:

US 6,857,116 B1

(45) Date of Patent:

Feb. 15, 2005

(54) OPTIMIZATION OF ABUTTED-PIN HIERARCHICAL PHYSICAL DESIGN

(75) Inventors: Peter Dahl, Cupertino, CA (US);

Byron Dickinson, San Jose, CA (US); Margie Levine, Menlo Park, CA (US); Paul Rodman, Palo Alto, CA (US)

(73) Assignee: Reshape, Inc., Mountain View, CA

(US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/714,722

(22)	Filed:	Nov.	15,	200€
------	--------	------	-----	------

(51) Int. Cl.⁷ G06F 17/50

(52) U.S. Cl. 716/12; 716/13; 716/14

(56) References Cited

U.S. PATENT DOCUMENTS

4,890,238 A	12/1989	Klein et al 364/491
5,187,671 A	2/1993	Cobb 364/490

5,309,370	Α		5/1994	Wong 364/490
5,533,148			7/1996	Sayah et al 382/240
5,544,088			8/1996	Aubertine et al 364/489
5,576,969			11/1996	Aoki et al 364/491
5,757,658			5/1998	Rodman et al 364/491
6,243,854			6/2001	Lavin et al 716/19
6,425,113	B1	*		Anderson et al 716/5
6,618,849	B 2		9/2003	Teig et al 716/12

FOREIGN PATENT DOCUMENTS

wo	WO00/67163	11/2000	G06F/17/50


* cited by examiner

Primary Examiner—Thien F Tran (74) Attorney, Agent, or Firm—Wagner, Murabito, & Hao LLP

(57) ABSTRACT

An abutted-pin hierarchical physical design process is described. The abutted-pin hierarchical physical design provides solutions to the problems of the traditional hierarchical physical design and provides additional advantages and benefits. In particular, the abutted-pin hierarchical physical design does not have channels. Moreover, in the abutted-pin hierarchical physical design, components of the top-level are merged into the block-level so that the top-level netlist is reduced significantly.

52 Claims, 31 Drawing Sheets



Feb. 15, 2005

Sheet 1 of 31

US 6,857,116 B1





FIGURE 1 (Prior Art)

Feb. 15, 2005

Sheet 2 of 31

US 6,857,116 B1



Feb. 15, 2005

Sheet 3 of 31

US 6,857,116 B1







FIGURE 3

U.S. Patent Feb. 15, 2005 Sheet 4 of 31

US 6,857,116 B1

400



U.S. Patent Feb. 15, 2005

Sheet 5 of 31

US 6,857,116 B1





FIGURE 5

Feb. 15, 2005

Sheet 6 of 31


US 6,857,116 B1



Feb. 15, 2005

Sheet 7 of 31


US 6,857,116 B1



Feb. 15, 2005

Sheet 8 of 31

US 6,857,116 B1



Feb. 15, 2005

Sheet 9 of 31

US 6,857,116 B1




FIGURE 9A (Prior Art)

U.S. Patent Feb. 15, 2005 Sheet 10 of 31

US 6,857,116 B1




FIGURE 9B

Feb. 15, 2005

Sheet 11 of 31

US 6,857,116 B1




FIGURE 10A

Feb. 15, 2005

Sheet 12 of 31

US 6,857,116 B1




FIGURE 10B

Feb. 15, 2005

Sheet 13 of 31

US 6,857,116 B1






FIGURE 10C

Feb. 15, 2005

Sheet 14 of 31

US 6,857,116 B1




FIGURE 11A

Feb. 15, 2005

Sheet 15 of 31

US 6,857,116 B1




FIGURE 11B

Feb. 15, 2005

Sheet 16 of 31

US 6,857,116 B1




FIGURE 11C

Feb. 15, 2005

Sheet 17 of 31

US 6,857,116 B1




FIGURE 12A

Feb. 15, 2005

Sheet 18 of 31

US 6,857,116 B1




FIGURE 12B

Feb. 15, 2005

Sheet 19 of 31

US 6,857,116 B1




FIGURE 12C

Feb. 15, 2005

Sheet 20 of 31

US 6,857,116 B1




FIGURE 13A

Feb. 15, 2005

Sheet 21 of 31

US 6,857,116 B1




FIGURE 13B

Feb. 15, 2005

Sheet 22 of 31

US 6,857,116 B1




FIGURE 13C

Feb. 15, 2005

Sheet 23 of 31

US 6,857,116 B1




FIGURE 14A

Feb. 15, 2005

Sheet 24 of 31

US 6,857,116 B1




FIGURE 14B

Feb. 15, 2005

Sheet 25 of 31

US 6,857,116 B1




FIGURE 14C

Feb. 15, 2005

Sheet 26 of 31

US 6,857,116 B1




FIGURE 15A

Feb. 15, 2005

Sheet 27 of 31

US 6,857,116 B1




FIGURE 15B

Feb. 15, 2005

Sheet 28 of 31

US 6,857,116 B1




FIGURE 16A

Feb. 15, 2005

Sheet 29 of 31

US 6,857,116 B1




FIGURE 16B

Feb. 15, 2005

Sheet 30 of 31

US 6,857,116 B1




FIGURE 17A

Feb. 15, 2005

Sheet 31 of 31

US 6,857,116 B1




FIGURE 17B

1

OPTIMIZATION OF ABUTTED-PIN HIERARCHICAL PHYSICAL DESIGN

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to the field of integrated circuit design. More particularly, the present invention relates to the field of software tools for hierarchical physical design.

2. Related Art

The tremendous advances in technology have been fueled by improvements in integrated circuit design. In particular, integrated circuits have become smaller and more complex. ¹⁵ Integrated circuit design engineers depend on electronic design automation (EDA) software tools to facilitate the design of integrated circuits.

Typically, the integrated circuit design process begins with a specification which describes the functionality of the integrated circuit and may include a variety of constraints. Then, during a logic design phase, the logical implementation of the integrated circuit is determined. Several operations are performed to obtain a logical representation of the integrated circuit. Generally, EDA software tools use register transfer logic (RTL) to represent the integrated circuit. However, additional EDA software tools may be used.

After completing the logic design phase, the integrated circuit undergoes a physical design phase. Typically, the output of the logic design phase, is a netlist, which is then used in the physical design phase. Here, EDA software tools layout the integrated circuit to obtain a representation of the physical components in the integrated circuit, whereas the representation indicates the manner in which the integrated circuit will be implemented on a semiconductor chip. A variety of operations are performed on the layout of the integrated circuit.

At the end of the physical design phase, the representation of the semiconductor chip (in which the integrated circuit is implemented) is sent to a semiconductor manufacturing plant.

Typically, in the physical design phase, EDA software tools implement a flat physical design. For example, the components (standard cells, macrocells, etc.) of the integrated circuit are placed during a placement operation and are routed during a routing operation. However, as the integrated circuit becomes more complex, the EDA software tools struggle to perform the placement operation and the routing operation. In particular, the performance of the EDA software tools degrades since the EDA software tools have to manipulate very large files during the placement operation and the routing operation. Moreover, as the complexity of the integrated circuit increases, the time necessary to complete the physical design phase increases significantly.

Traditional hierarchical physical design has emerged as an alternative to the flat physical design FIG. 1 illustrates the traditional hierarchical physical design 100. Here, the components of the integrated circuit are partitioned into a plurality of blocks 10–30. Each block 10–30 includes a port that is top-level routing for removes the port from level netlist of the block plurality of pins 50, whereas each pin 50 represents a location where a signal can enter the block 10–30 or a location where a signal can exit the block 10–30 as software tool removes the port from level netlist of the block some software tools tionship that more than a software tool removes the port from level netlist of the block some software tools tionship that more than a software tool removes the port from level netlist of the block some software tools tionship that more than a software tool removes the port from level netlist of the block some software tools tionship that more than a software tool removes the port from level netlist of the block some software tools tionship that more than a software tool removes the port from level netlist of the block some software tools tionship that more than a software tool removes the port from level netlist of the block some software tools tionship that more than a software tool removes the port from level netlist of the block some software tools tools and the port of the block some software tools tools and the port of the block some software tools tools and the port of the block some software tools tools and the port of the block some software tools tools to some software tools tools and the port of the block some software tools tools and the port of the block some software tools to some software tool

2

material. The traditional hierarchical physical design 100 enables the placement operation and the routing operation (as well as other operations) for the blocks 10-30 to be performed in parallel with EDA software tools, reducing the time period of the physical design phase. Moreover, the performance of the EDA software tools is improved because the file for each block 10-30 is much smaller than the file for the entire integrated circuit of the flat physical design. More importantly, the EDA software tools are better suited to optimize each block 10-30 than to optimize the entire integrated circuit of the flat physical design. However, the traditional hierarchical physical design 100 generates wasted space in the channel 40 and generates wiring problems in the channel 40, such as congestion and crosstalk. Moreover, the traditional hierarchical physical design 100 places and routes components at a top-level (shown in FIG. 1) and a block-level (within each block 10-30), causing inefficiencies and causing problems with EDA software tools which are configured to operate with flat physical designs.

SUMMARY OF THE INVENTION

An abutted-pin hierarchical physical design process is described. The abutted-pin hierarchical physical design provides solutions to the problems of the traditional hierarchical physical design and provides additional advantages and benefits. In particular, the abutted-pin hierarchical physical design does not have channels. Moreover, in the abutted-pin hierarchical physical design, components of the top-level are merged into the block-level so that the top-level netlist is reduced significantly.

In the integrated circuit design flow according to an embodiment of the present invention, the physical design phase receives the netlist from the logic design phase. In addition, the physical design phase receives physical design information, whereas the physical design information can be any information about a prior integrated circuit that has undergone the physical design phase. In an embodiment, the physical design information is stored in a database.

In an embodiment of the present invention, the integrated circuit design flow of the present invention is utilized to optimize pin assignment. In an embodiment of the present invention, excess pins formed along a boundary between two blocks are removed.

In an embodiment of the present invention, a software tool that performs a "press" operation preserves the properties associated with a segment of a top-level shape despite the shape operation (e.g., AND) being performed with the block and the top-level shape to obtain the segment.

If the top-level object has the press property, the top-level object retains its location when the top-level object is "pressed" into a block. If the top-level object does not have the press property, the top-level object generally does not retain its location when the top-level object is "pressed" into the block.

If in the top-level netlist, the instantiation of a block includes a port that is unused, (thus, not needed for the top-level routing for pin assignment), a software tool removes the port from the top-level netlist, but the block-level netlist of the block remains unchanged.

Some software tools are not able to represent the relationship that more than one port is coupled to a pin. Hence, a software tool removes one of the ports from the netlist based on some criteria, such as whether a port is an input port or an output port.

If in the top-level netlist, the instantiation of the block includes a port that is tied to either the power line (1) or the

3

ground line (0) rather to a port of another block, a software tool removes the port from the top-level netlist to avoid routing the port at the top-level. Moreover, the software tool ties the port to either the power line (1) or the ground line (0) in the block-level netlist of the block.

In an embodiment, a software tool performs an unwinding operation which adds to the block-level netlist—of bonding pad blocks—the ports (which were removed earlier by the software tool) that couple to the top-level inputs and to the top-level outputs. Thus, the netlist modified by the physical design phase (e.g., repeater and buffers are added to the netlist) can be compared with the netlist originally received from the logic design phase. In particular, formal verification, layout versus schematic (LVS) verification, and design rules check (DRC) verification can be performed by 15 software tools.

In an embodiment, each block-level netlist is partitioned into a first netlist and a second netlist. The second netlist and its associated extraction file of each block and the top-level netlist and its associated extraction file are utilized by software tools to perform the timing analysis. This timing analysis can be performed significantly faster than the case where the block-level netlist is not partitioned into the first netlist and the second netlist. In an embodiment, the timing graph resulting from the timing analysis can be analyzed to extract timing constraints (relating to the delay that can be generated by a block) for each block. Hence, if a block is optimized to meet its extracted timing constrains, the block is more likely to meet its timing parameter when the block interacts with the other blocks in the integrated circuit.

These and other advantages of the present invention will no doubt become apparent to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the drawing figures.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the present invention.

- FIG. 1 illustrates the traditional hierarchical physical design 100.
- FIG. 2 illustrates an exemplary computer system 200 on 45 block-level. which embodiments of the present invention may be practiced.
- FIG. 3 illustrates an integrated circuit 300 generated with software tools according to an embodiment of the abutted-pin hierarchical physical design process of the present 50 invention.
- FIG. 4 illustrates the abutted-pin hierarchical physical design process 400 according to an embodiment of the present invention.
- FIG. 5 illustrates the abutted-pin hierarchical physical design process 500 as performed at the block-level in a particular block (450A-450C of FIG. 4) after step 440 of FIG. 4
- FIG. 6 illustrates the layout of the blocks 10-30 is established.
- FIG. 7 illustrates a clock wire 320 and a power wire 310 of the top-level.
- FIG. 8 illustrates a top-level route for obtaining the pin assignments for each block 10-30.
- FIG. 9A illustrates the integrated circuit design flow of the prior art.

4

- FIG. 9B illustrates the integrated circuit design flow according to an embodiment of the present invention.
- FIG. 10A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention and using the integrated circuit design flow of the prior art (FIG. 9A), showing the top-level routing for pin assignment.
- FIG. 10B illustrates the integrated circuit 300 of FIG. 10A at the block-level.
- FIG. 10C illustrates the integrated circuit 300 of FIG. 10B at the block-level.
- FIG. 11A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention and using the integrated circuit design flow of the present invention (FIG. 9B), showing the top-level routing for pin assignment.
- FIG. 11B illustrates the integrated circuit 300 of FIG. 11A at the block-level.
- FIG. 11C illustrates the integrated circuit 300 of FIG. 11B at the block-level.
- FIG. 12A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment.
- FIG. 12B illustrates the integrated circuit 300 of FIG. 12A at the block-level.
- FIG. 12C illustrates the integrated circuit 300 of FIG. 12B, showing the removal of excess pins.
- FIG. 13A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for a top-level object 30 (e.g., routing metal).
- FIG. 13B illustrates the segment 30A of FIG. 13A.
- FIG. 13C illustrates the integrated circuit 300 of FIG. 13A in the top-level, showing that the segment 30A has been removed from the top-level netlist and merged into the block-level netlist of block1 10.
- FIG. 14A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for a top-level object 60 (e.g., routing metal).
- FIG. 14B illustrates the integrated circuit 300 at the block-level.
- FIG. 14C illustrates the integrated circuit 300 at the block-level.
- FIG. 15A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment.
- FIG. 15B illustrates that the port F of block1 10 has been removed from the top-level netlist.
- FIG. 16A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment.
- FIG. 16B illustrates that the port B of block1 10 has been removed from the netlist for the top-level routing for pin assignment.
- FIG. 17A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment.
- FIG. 17B illustrates that the port F of block1 10 has been removed from the top-level netlist.

The drawings referred to in this description should not be understood as being drawn to scale except if specifically noted.

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred 10 embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the 15 appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present 20 invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present invention.

Notation and Nomenclature

Some portions of the detailed descriptions which follow are presented in terms of procedures, logic blocks, processing, and other symbolic representations of operations 30 on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. In the present application, a procedure, logic block, process, etc., is 35 conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being 40 stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proved convenient at times, principally for reasons of common usage, to refer to these signals a s bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated 50 that throughout the present invention, a variety of terms are discussed that refer to the actions and processes of an electronic system or a computer system, or other electronic computing device/system. The computer system or similar electronic computing device manipulates and transforms 55 data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission, or display devices. The 60 present invention is also well suited to the use of other computer systems such as, for example, optical, mechanical, or quantum computers.

Exemplary Computer System Environment

Aspects of the present invention are discussed in terms of steps executed on a computer system. Although a variety of

different computer systems can be used with the present invention, an exemplary computer system 200 is shown in FIG. 2.

With reference to FIG. 2, portions of the present invention are comprised of computer-readable and computer executable instructions which reside, for example, in computerusable media of an electronic system such as the exemplary computer system. FIG. 2 illustrates an exemplary computer system 200 on which embodiments of the present invention may be practiced. It is appreciated that the computer system 200 of FIG. 2 is exemplary only and that the present invention can operate within a number of different computer systems including general-purpose computer systems and embedded computer systems.

Computer system 200 includes an address/data bus 110 for communicating information, a central processor 101 coupled with bus 110 for processing information and instructions, a volatile memory 102. (e.g., random access memory RAM) coupled with the bus 110 for storing information and instructions for the central processor 101 and a non-volatile memory 103 (e.g., read only memory ROM) coupled with the bus 110 for storing static information and instructions for the processor 101. Exemplary computer system 200 also includes a data storage device 104 ("disk subsystem") such as a magnetic or optical disk and disk drive coupled with the bus 110 for storing information and instructions. Data storage device 104 can include one or more removable magnetic or optical storage media (e.g., diskettes, tapes) which are computer readable memories. Memory units of computer system 200 include volatile memory 102, non-volatile memory 103 and data storage device 104.

Exemplary computer system 200 can further include an optional signal generating device 108 (e.g., a network interface card "NIC") coupled to the bus 110 for interfacing with other computer systems. Also included in exemplary computer system 200 of FIG. 2 is an optional alphanumeric input device 106 including alphanumeric and function keys coupled to the bus 110 for communicating information and command selections to the central processor 101. Exemplary computer system 200 also includes an optional cursor control or directing device 107 coupled to the bus 110 for communicating user input information and command selections to the central processor 101. An optional display device 105 can also be coupled to the bus 110 for displaying information to the computer user. Display device 105 may be a liquid crystal device, other flat panel display, cathode ray tube, or other display device suitable for creating graphic images and alphanumeric characters recognizable to the user. Cursor control device 107 allows the user to dynamically signal the two-dimensional movement of a visible symbol (cursor) on a display screen of display device 105. Many implementations of cursor control device 107 are known in the art including a trackball, mouse, touch pad, joystick or special keys on alphanumeric input device 106 capable of signaling movement of a given direction or manner of displacement. Alternatively, it will be appreciated that a cursor can be directed and/or activated via input from alphanumeric input device 106 using special keys and key sequence commands.

Abutted-pin Hierarchical Physical Design

FIG. 3 illustrates an integrated circuit 300 generated with 65 software tools according to the abutted-pin hierarchical physical design process of the present invention. The abutted-pin hierarchical physical design provides solutions

to the problems of the traditional hierarchical physical design (see FIG. 1) and provides additional advantages and benefits. In particular, the abutted-pin hierarchical physical design does not have channels. Moreover, in the abutted-pin hierarchical physical design, components of the top-level are merged into the block-level so that the top-level netlist is reduced to instantiations of each block 10-30 and 60-94.

As illustrated in FIG. 3, the abutted-pin hierarchical physical design 300 includes a plurality of blocks 10-30 and 60-94. The netlist of the integrated circuit 300 is partitioned 10 into the plurality of blocks 10-30 and 60-94 such that each block 10-30 and 60-94 has a block level netlist. Blocks 10-30 have the major or core components of the integrated circuit 300. Blocks 60-94 have the bonding pads and other support circuitry of the integrated circuit 300. The blocks 15 10-30 and 60-94 can be rectangular in shape and can be rectilinear in shape. It should be understood that the integrated circuit 300 can have any number of blocks.

Each block 10-30 and 60-94 has one or more pins 50, whereas each pin 50 represents a location where a signal can enter the block 10-30 and 60-94 or a location where a signal can exit the block 10-30 and 60-94. The edge or boundary of each block 10-30 and 60-94 rests against the edge or boundary of another block 10-30 and 60-94, such that the pin 50 of one block abuts the pin 50 of another block.

Moreover, the top-level components or objects (e.g., timing components, clock distribution wiring, power distribution wiring, repeaters, buffers, etc.) are not visible because they have been merged into the blocks 10-30 and 60-94 by a "press" operation performed by a software tool. First, the top-level objects (e.g., timing components, clock distribution wiring, power distribution wiring, repeaters, buffers, etc.) are placed and routed at the top-level (the top-level is shown in FIG. 3). In the "press" operation, the top-level objects (e.g., timing components, clock distribution wiring, power distribution wiring, repeaters, buffers, etc.) that are within the boundary of a block 10-30 and 60-94 are removed from the top-level netlist and merged into the block-level netlist of that block 10-30 and 60-94. Hence, the abutted-pin hierarchical physical design 300 can be optimized by separately optimizing the individual blocks 10-30 and 60-94. Thus, the software tools can generate (e.g., perform placement, routing, timing, verification, etc.) and optimize the individual blocks 10-30 and 60-94 in parallel. Moreover, a bug within an individual block 10-30 and 60-94 can be corrected by returning that individual block to the logic design phase, while the other blocks continue to undergo the physical design phase.

FIG. 4 illustrates the abutted-pin hierarchical physical 50 design process 400 according to an embodiment of the present invention. At 410, a software tool receives the netlist of the integrated circuit from the logic design phase, as described above. The netlist is partitioned into a plurality of blocks, each block having a block-level netlist. In an 55 embodiment, the partitioning of the netlist focuses on reducing the number of ports or terminals of a block that need to couple to the ports or terminals of other blocks.

At 420, a software tool performs top-level floor planning. Here, the layout of each block is determined. At the end of the top-level floor planning, the top-level for an integrated circuit 300 (as shown in FIG. 6) is generated. As illustrated in FIG. 6, the layout of the blocks 10-30 is established. In FIG. 6, the bonding pads 60-94 (of FIG. 3) have been

At 430, software tools perform top-level placement and routing for the top-level objects (e.g., timing components,

clock distribution wiring, power distribution wiring, repeaters, buffers, etc.). FIG. 7 illustrates a clock wire 320 and a power wire 310 of the top-level. The clock wire 320 is routed over BlockA 10 and BlockC 30. The power wire 310 is routed over BlockA 10. It should be understood that any number of additional top-level objects can be placed and routed at the top-level.

At 440, a software tool performs a top-level route for obtaining the pin assignments for each block 10-30, as illustrated in FIG. 8. Since each block 10-30 has one or more ports or terminals 47 that needs to couple to a port or terminal of another block 10-30, the pins for each block 10-30 have to be defined. Initially, the ports 47 of each block 10-30 are placed in a general random location within each block at the top-level since the actual location of the port 47 is not known until a placement operation is performed at the block-level. As illustrated in FIG. 8, the location 45A-45F where a routing wire 48 crosses a boundary between two blocks is defined as a pin for each of the blocks 10-30, facilitating creation of pins that are abutted. In an embodiment, a software tool creates each pin to have a width that is equivalent to the width of the routing wire 48 at the boundary between the two blocks. The pins 50 are illustrated in FIG. 3.

At 450A-450C, the abutted-pin hierarchical physical design process 400 enables software tools to generate and to optimize each block 10-30 in parallel at the block-level.

FIG. 5 illustrates the abutted-pin hierarchical physical design process 500 as performed at the block-level in a particular block (450A-450C of FIG. 4) after step 440 of FIG. 4.

At 510, a software tool performs press operations. The top-level objects illustrated in FIG. 7 (e.g., a clock wire 320 and a power wire 310) and which are located within the boundary of a particular block, are pressed into the particular block. In particular, the top-level objects that are within the boundary of a particular block are removed from the toplevel netlist and merged into the block-level netlist of that particular block. Moreover, the pins for the particular block are generated based on the location where the routing wire crosses the boundary between two blocks, as illustrated in FIG. 8 and FIG. 3.

At 520, a software tool performs block-level floor planning for the particular block. At 530, a software tool performs a block-level placement operation for the particular block. At 540, software tools perform a variety of blocklevel operations to optimize the particular block. Additionally, at 550, a block-level route is performed for the particular block by a software tool. At 552 and 554, software tools perform a block-level extraction operation for determining capacitance and resistance at the nodes and perform block-level timing analysis operations for the particular block.

At 560 and 570, a variety of software tools perform a number of verification operations such as formal verification, layout versus schematic (LVS) verification, and design rules check (DRC) verification.

FIG. 9A illustrates the integrated circuit design flow of the prior art. As illustrated in FIG. 9A, the physical design phase 910 receives the netlist from the logic design phase (not shown). The physical design phase 910 generates the physical design for the integrated circuit and outputs a GDS II file. The GDS II file is received by the semiconductor factory 920. The integrated circuit is fabricated by the semiconduc-65 tor factory 920 on a semiconductor chip.

FIG. 9B illustrates the integrated circuit design flow according to an embodiment of the present invention. As

illustrated in FIG. 9B, the physical design phase 910 receives the netlist from the logic design phase (not shown). In addition, the physical design phase 910 receives physical design information 930, whereas the physical design information 930 can be any information about a prior integrated circuit that has undergone the physical design phase 910. In an embodiment, the physical design information 930 is stored in a database. For example, the physical design information 930 can be pin assignments of the prior integrated circuit, optimal clock distribution tree of the prior integrated circuit, parasitic extraction data of the prior integrated circuit, locations of obstructions such as a RAM of the prior integrated circuit, identification of congested blocks of the prior integrated circuit, metal resources for the blocks of the prior integrated circuit, or any other information which can facilitate optimizing the current integrated 1 circuit. Thus, the software tools of the physical design phase 910 can customize the current integrated circuit to avoid the problems of the prior integrated circuit and to realize the benefits of the prior integrated circuit.

In the physical design phase 910, decisions made at the 20 top-level with respect to the top-level objects, significantly influence the creation of problems at the block-level and the optimization operations at the block-level. By using physical design information 930 (concerning the block-level of the prior integrated circuit) at the top-level of the current inte- 25 grated circuit, the decisions made at the top-level with respect to the top-level objects of the current integrated circuit will be able to reduce the problems present in the prior integrated circuit and will be able to generate solutions to overcome the problems present in the prior integrated circuit, improving the optimization of the abutted-pin hierarchical physical design process of the present invention. Thus, if the physical design information 930 has information about several prior integrated circuits, the current integrated circuit is more likely to be optimized.

In addition, the physical design phase 910 generates the physical design for the integrated circuit and outputs a GDS II file. Moreover, the physical design phase 910 stores physical design information 930 of the current integrated integrated circuit. The GDS II file is received by the semiconductor factory 920. The integrated circuit is fabricated by the semiconductor factory 920 on a semiconductor chip.

FIG. 10A illustrates an integrated circuit 300 based on the present invention and using the integrated circuit design flow of the prior art (FIG. 9A), showing the top-level routing for pin assignment. The port C of block1 10 is routed to port B of block 220. The port A of block 110 is routed to port D of block2 20. This top-level routing has been performed 50 after ports A-D where placed in a generally random location within each block 10-20 at the top-level since the actual locations of the ports A-D are not known until a placement operation is performed at the block-level. Here, the software tools at the top-level do not have access to the physical 55 design information of a prior integrated circuit. The locations 15 and 16 are where the routing metal 18 crosses the boundary between two blocks 10 and 20.

FIG. 10B illustrates the integrated circuit 300 of FIG. 10A. At the block-level, the pins 15A and 16A were formed 60 for block1 10. At the block-level, the pins 15B and 16B were formed for block2 20, whereas pin 15A abuts pin 15B and pin 16A abuts pin 16B. The pins 15A and 15B were formed at location 15 of FIG. 10A. The pins 16A and 16B were formed at location 16 of FIG. 10A.

FIG. 10C illustrates the integrated circuit 300 of FIG. 10B at the block-level. As illustrated in FIG. 10C, the block-level 10

placement operation for block1 10 placed the ports A and C at locations that are different from the locations used to generate the pin assignments in FIG. 10A. In addition, the block-level placement operation for block2 20 placed the ports B and D at locations that are different from the locations used to generate the pin assignments in FIG. 10A. Hence, the block-level routing operations for blocks 10 and 20 generated an inefficient amount of routing wire 19 to couple the ports to the pins in each block. In sum, the pin assignment affects the optimization of the routing wire 19.

FIG. 11A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention and using the integrated circuit design flow of the present invention (FIG. 9B), showing the toplevel routing for pin assignment. The port C of block1 10 is routed to port B of block2 20. The port A of block1 10 is routed to port D of block2 20. This top-level routing has been performed after each port A-D where placed in a particular location within each block 10-20 at the top-level, whereas the particular location was based on using the physical design information associated with the prior integrated circuit (FIGS. 10A-10C). Here, the software tools at the top-level have access to the physical design information of the prior integrated circuit (FIGS. 10A-10C). The locations 15 and 16 are where the routing metal 18 crosses the boundary between two blocks 10 and 20.

FIG. 11B illustrates the integrated circuit 300 of FIG. 11A at the block-level. At the block-level, the pins 15A and 16A were formed for block1 10. At the block-level, the pins 15B and 16B were formed for block2 20, whereas pin 15A abuts pin 15B and pin 16A abuts pin 16B. The pins 15A and 15B were formed at location 15 of FIG. 1A. The pins 16A and 16B were formed at location 16 of FIG. 11A. Here, the pins 15A and 15B are associated with ports A and D, unlike FIG. 35 10B where pins 15A and 15B were associated with ports C and B. Moreover, the pins 16A and 16B of FIG. 11B are associated with ports C and B, unlike FIG. 10B where pins 16A and 16B were associated with ports A and D.

FIG. 11C illustrates the integrated circuit 300 of FIG. 11B circuit to be used in the physical design phase 910 of a future 40 at the block-level. As illustrated in FIG. 11C, the block-level placement operation for block1 10 placed the ports A and C at locations that are different from the locations used to generate the pin assignments in FIG. 11A. In addition, the block-level placement operation for block2 20 placed the abutted-pin hierarchical physical design process of the 45 ports B and D at locations that are different from the locations used to generate the pin assignments in FIG. 11A. However, the difference in the location of the ports between FIG. 11A and FIG. 11C is less than the difference in the location of the ports between FIG. 10A and FIG. 10C. Hence, the block-level routing operations for blocks 10 and 20 generated a more efficient amount of routing wire 19 to couple the ports to the pins in each block, compared to FIG. 10C. In sum, the pin assignments generated with the use of the physical design information of the prior integrated circuit (FIGS. 10A-10C) were more optimal than the pin assignments generated without the use of the physical design information of the prior integrated circuit (FIGS. 10A-10C).

FIG. 12A illustrates an integrated circuit 300 based on the abutted-pin a hierarchical physical design process of the present invention, showing the top-level routing for pin assignment. In the course of routing source port 24 of block3 30 to destination port 22 of block 220, the software tool that performs the top-level routing for pin assignment crosses the boundary between block1 10 and block2 20 at locations 15,16, and 17, whereas the locations 15,16, and 17 will be defined as pins. The software tool is concerned with routing a path between the source port 24 and the destination port 22, but is not concerned about the number of times the path crosses the boundary between the same blocks.

FIG. 12B illustrates the integrated circuit 300 of FIG. 12A at the block-level. The pins 15A-15B, 16A-16B, and 17A-17B are formed between block1 10 and block2 20. The 5 pins 18A-18B are formed between block1 10 and block3 30. The presence of pins 16A-16B and 17A-17B causes additional routing metal to be added to block1 10 and block2 20 so that pins 15A, 16A, and 17A can be coupled within block1 10 and so that pins 15B, 16B, and 17B can be 10 coupled within block2 20. Hence, one pair of pins (15A-15B or 16A-16B or 17A-17B) is sufficient.

FIG. 12C illustrates the integrated circuit 300 of FIG. 12B, showing the removal of excess pins. As illustrated in FIG. 120, excess pins 16A-16B and 17A-17B were removed from block1 10 and block2 20. This removal is based on a plurality of criteria, such as the current flow direction between the source port 24 and the destination port 22, the location of the excess pins relative to the source port 24 and the destination port 22, or any other criteria. Here, the criteria kept pins 15A-15B but deleted pins 16A-16B and

FIG. 13A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for a toplevel object 30 (e.g., routing metal). As described above, a software tool performs a press operation so that the portion of the top-level object 30 which is within the boundary of a particular block 10-20 is moved from the top-level netlist to the block-level netlist of the particular block 10-20. In particular, the segment 30A is pressed into block1 10 while the segment 30B is pressed into block2 20. In an embodiment, the shape operations of a database are utilized in performing the press operation. In FIG. 13A, an AND operation would be performed with block1 10 and the shape 30 to obtain the segment 30A (FIG. 13B). Typically, the routing metal 30 includes a plurality of properties that are stored in a database. These properties identify the routing metal 30 and describe the function of the routing metal 30. However, in the shape operations (e.g., AND) of the prior art, the shape operation returns the segment 30A (FIG. 13B) without its properties. Thus, these properties have to be reconstructed.

the press operation preserves the properties associated with segment 30A of the routing metal 30 despite the shape operation (e.g., AND) performed with block1 10 and the shape 30 to obtain the segment 30A (FIG. 13B).

in the top-level, showing that the segment 30A has been removed from the top-level netlist and merged into the block-level netlist of block1 10. Moreover, the properties associated with segment 30A at the top level are transferred to the segment 30A at the block-level.

FIG. 14A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for a toplevel object 60 (e.g., routing metal). As illustrated in FIG. 14A, the top-level object 60 is routed through block1 10, 60 block2 20, and block3 30. The locations 51-52 indicate top-level object 60 crosses a boundary between two blocks. In an embodiment, a press property is added to the properties of the top-level object 60 stored in a database. If the object 60 retains its location when the top-level object 60 is pressed into block1 10, block 20, and block3 30, as illus12

trated in the block-level view of the integrated circuit 300 in FIG. 14C. If the top-level object 60 does not have the press property, the top-level object 60 generally does not retain its location when the top-level object 60 is pressed into block1 10, block2 20, and block3 30, as illustrated in the block-level view of the integrated circuit 300 in FIG. 14B. For example, top-level objects such as power and ground have the press property. As illustrated in FIG. 14B, the pins 51A-51B and 52A-52B are defined. However, the software tool is not constrained to placing the top-level object 60 in the blocklevel exactly as it was placed at the top-level. Moreover, the top-level object is placed in the block-level of block1 10, block2 20, and block3 30 according to the separate placement and routing requirements of block1 10, block2 20, and block3 30. -FIG. 15A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment. As illustrated in FIG. 15A, in the top-level netlist, the instantiation of block1 10 includes port F that is unused, thus, not needed for the top-level outing for pin assignment. Hence, a software tool removes port F from the top-level netlist, but the block-level netlist of block1 10 remains unchanged. In an embodiment, the software tool that performs the press operation removes the port F. FIG. 15B illustrates that the port F of block1 10 has been removed from the top-level netlist.

FIG. 16A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention, showing the top-level routing for pin assignment. As illustrated in FIG. 16A, port F and port B of block1 10 are coupled to port C of block2 20 with a routing metal 40. However, at location 30 the routing metal 40 crosses the boundary between block1 10 and block2 20. If a pin is formed within block1 10 at location 30, the pin would be coupled to port F and to port B. However, some software tools are not able to represent this relationship (i.e., more than one port coupled to a pin). Hence, a software tool removes one of the ports (port F or port B) from the netlist based on some criteria, such as whether a port is an input port or an output port. FIG. 16B illustrates that the port B of block 1 10 has been removed from the netlist for the top-level routing for pin assignment.

FIG. 17A illustrates an integrated circuit 300 based on the abutted-pin hierarchical physical design process of the In the present invention, the software tool t hat performs 45 present invention, showing the top-level routing for pin assignment. As illustrated in FIG. 17A, in the top-level netlist, the instantiation of block1 10 includes a port F that is tied to either the power line (1) or the ground line (0) rather to a port of another block. Hence, a software tool FIG. 13C illustrates the integrated circuit 300 of FIG. 13A 50 removes port F from the top-level netlist to avoid routing the port F at the top-level. Moreover, the software tool ties the port F to either power line (1) or the ground line (0) in the block-level netlist of block1 10. FIG. 17B illustrates that the port F of block1 10 has been removed from the top-level 55 netlist.

As illustrated in FIG. 3, the integrated circuit 300 based on the abutted-pin hierarchical physical design process of the present invention includes a North bond pad block 60, an East bond pad block 70, a South bond pad block 80, and a West bond pad block 90, each having bond pad cells. The top-level netlist of the integrated circuit 300 includes one or more top-level inputs for receiving external signals and one or more top-level outputs for transmitting signals off the chip. The top-level inputs and the top-level outputs are top-level object 60 has the press property, the top-level 65 coupled to bond pad cells. Typically, software tools which perform a routing operation are configured to not perform the routing operation if the netlist includes bond pad cells.

13

Since the North bond pad block 60, the East bond pad block 70, the South bond pad block 80, and the West bond pad block 90 have bond pad cells in the block-level netlist, the software tools refuse to perform the routing operation in these blocks, preventing pins to be formed on the boundary between these blocks and the blocks 10-30 (the core blocks).

In the present invention, the bond pad cells are marked as macrocells rather than bond pad cells, allowing pins to be formed on the boundary between these blocks 60, 70, 80, and 90 and the blocks 10-30 (the core blocks).

Typically, the block-level netlist of the North bond pad block 60, the East bond pad block 70, the South bond pad block 80, and the West bond pad block 90 include nets to the top-level inputs and nets to the top-level outputs. Generally, the block-level netlist of the North bond pad block 60, the East bond pad block 70, the South bond pad block 80, and the West bond pad block 90 include nets to the bond pad cells

In an embodiment of the present invention, a software tool 20 removes the nets to the top-level inputs and nets to the top-level outputs so that the physical design of the integrated circuit can be accomplished as described above. In an embodiment, the software tool removes in the block-level netlist the ports that couple to the top-level inputs and to the 25 top-level outputs. Moreover, the software tool adds a property to the nets to the bond pad cells to indicate that these nets are suppose to couple to the top-level inputs and to the top-level outputs, facilitating an unwinding operation to re-establish at the block-level netlist the nets to the top-level 30 inputs and nets to the top-level outputs that were removed earlier. The un winding operation adds to the block-level netlist the ports (which were removed earlier) that couple to the top-level inputs and to the top-level outputs. Thus, the netlist modified by the physical design phase (e.g., repeater 35 and buffers are added to the netlist) can be compared with the netlist originally received from the logic design phase. In particular, formal verification, layout versus schematic (LVS) verification, and design rules check (DRC) verification can be performed by software tools.

A challenge with implementing an integrated circuit based on the abutted-pin hierarchical physical design process of the present invention involves analyzing the timing of signal paths that traverse more than one block. The timing of these global paths is difficult to analyzed compared to analyzing 45 the timing of local paths, whereas local paths are signal paths that do not leave a block. One method of analyzing the timing of these global paths involves partitioning the blocklevel netlist of each block into a first netlist and a second netlist. The first netlist includes nets which start at a register 50 prior integrated circuit. (or flip-flop) and end at a register (or flip-flop) within the block, whereas each branch of the net also starts at a register (or flip-flop) and ends at a register (or flip-flop) within the block. The second netlist includes nets which are coupled to a pin of the block. Generally, the first netlist is ¾ of the initial 55 block-level netlist while the second netlist is 1/4 of the initial block-level netlist. If the second netlist ratio is greater than 1/4, this indicates inefficient partitioning of the blocks.

Once the first netlist and the second netlist are obtain, an extraction operation to obtain parasitic resistance and 60 capacitance is performed on the second netlist of each block. In an embodiment, the partitioning of the block-level netlist and the extraction operation in each block are performed in parallel. Moreover, an extraction operation is performed on the top-level netlist. In an embodiment, a software tool 65 replaces the abutted pins of the top-level netlist with zero ohm resistors.

14

Some software tools utilized to perform the timing analysis are unable to operate on netlists having nets that are coupled to multiple pins of a block. In an embodiment of the present invention, these netlist are transformed by using "assign statements" to assign different names to the nets that are coupled to multiple pins of a block. Hence, each different named net can be coupled to a separate pin of the block.

In an embodiment, the second netlist and its associated extraction file of each block and the top-level netlist and its associated extraction file are utilized by software tools to perform the timing analysis. This timing analysis can be performed significantly faster than the case where the block-level netlist is not partitioned into the first netlist and the second netlist. In an embodiment, the timing graph resulting from the timing analysis can be analyzed to extract timing constraints (relating to the delay that can be generated by a block) for each block. Hence, if a block is optimized to meet its extracted timing constrains, the block is more likely to meet its timing parameter when the block interacts with the other blocks in the integrated circuit.

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.

What is claimed is:

- 1. A method of improving a physical design of a current integrated circuit, comprising the steps of:
 - a) receiving a netlist of said current integrated circuit;
 - b) receiving physical design information from a prior integrated circuit; and
- c) generating said physical design based on said netlist and said physical design information.
- 2. A method as recited in claim 1 wherein said physical design information includes pin assignments of blocks of said prior integrated circuit.
- 3. A method as recited in claim 1 wherein said physical design information includes optimal clock distribution tree of said prior integrated circuit.
- 4. A method as recited in claim 1 wherein said physical design information includes parasitic extraction data of said prior integrated circuit.
- 5. A method as recited in claim 1 wherein said physical design information includes identification of congested blocks of said prior integrated circuit.
- 6. A method as recited in claim 1 wherein said physical design information includes metal resources of said prior integrated circuit.
- 7. A method as recited in claim 1 wherein said physical design information includes information which facilitates optimizing said current integrated circuit.
- 8. A method as recited in claim 1 wherein said step c) includes:
 - generating a top-level physical design of said current integrated circuit using said netlist and said physical design information including block-level physical design information of said prior integrated circuit.
- 9. A method as recited in claim 1 wherein said step c) includes:

15

- generating a block-level physical design of said current integrated circuit using said netlist and said physical design information including block-level physical design information of said prior integrated circuit.
- 10. A method as recited in claim 1 wherein said physical 5 design is an abutted-pin hierarchical physical design including a top-level physical design and a block-level physical
- 11. A method as recited in claim 1 wherein said physical design information includes locations of obstructions of said 10 prior integrated circuit.
- 12. A method as recited in claim 11 wherein said obstructions include a random access memory (RAM).
- 13. A method as recited in claim 1 wherein said step c) includes:
 - partitioning said netlist into a plurality of blocks, each block including a block-level netlist;

performing a top-level floor planning;

- performing a top-level placement and route for a plurality of top-level objects:
- performing a top-level placement and route for a plurality of ports from said blocks to determine pin assignments for each block; and
- generating and optimizing a block-level physical design 25 for each block in parallel.
- 14. A method as recited in claim 13 wherein said generating and optimizing includes:
 - pressing each portion of each top-level object, which is located within a boundary of a particular block, into 30 said particular block;
 - generating each pin for each block based on said top-level placement and route to determine pin assignments;
 - performing a block-level floor planning for each block; performing a block-level placement for each block;
 - performing a plurality of block-level operations to optimize each block; and

performing a block-level route for each block.

- 15. A computer-readable medium comprising computerexecutable instructions stored therein for performing a method of improving a physical design of a current integrated circuit, said method comprising:
 - a) receiving a netlist of said current integrated circuit;
 - b) receiving physical design information from a prior 45 integrated circuit; and;
 - c) generating said physical design based on said netlist and said physical design information.
- 16. A computer-readable medium as recited in claim 15 wherein said physical design information includes pin 50 block of a physical design of a current integrated circuit, assignments of blocks of said prior integrated circuit.
- 17. A computer-readable medium as recited in claim 15 wherein said physical design information includes optimal clock distribution tree of said prior integrated circuit.
- 18. A computer-readable medium as recited in claim 15 55 wherein said physical design information includes parasitic extraction data of said prior integrated circuit.
- 19. A computer-readable medium as recited in claim 15 wherein said physical design information includes identification of congested blocks of said prior integrated circuit. 60
- 20. A computer-readable medium as recited in claim 15 wherein said physical design information includes metal resources of said prior integrated circuit.
- 21. A computer-readable medium as recited in claim 15 wherein said physical design information includes informa- 65 tion which facilitates optimizing said current integrated

16

- 22. A computer-readable medium as recited in claim 15 wherein said step c) includes:
 - generating a top-level physical design of said current integrated circuit using said netlist and said physical design information including block-level physical design information of said prior integrated circuit.
- 23. A computer-readable medium as recited in claim 15 wherein said step c) includes:
 - generating a block-level physical design of said current integrated circuit using said netlist and said physical design information including block-level physical design information of said prior integrated circuit.
- 24. A computer-readable medium as recited in claim 15 wherein said physical design is an abutted-pin hierarchical physical design including a top-level physical design and a block-level physical design.
- 25. A computer-readable medium as recited in claim 15 wherein said physical design information includes locations of obstructions of said prior integrated circuit.
- 26. A computer-readable medium as recited in claim 25 wherein said obstructions include a random access memory
- 27. A computer-readable medium as recited in claim 15 wherein said step c) includes:
- partitioning said netlist into a plurality of blocks, each block including a block-level netlist;

performing a top-level floor planning;

- performing a top-level placement and route for a plurality of top-level objects;
- performing a top-level placement and route for a plurality of ports from said blocks to determine pin assignments for each block; and
- generating and optimizing a block-level physical design for each block in parallel.
- 28. A computer-readable medium as recited in claim 27 wherein said generating and optimizing includes:
 - pressing each portion of each top-level object, which is located within a boundary of a particular block, into said particular block;
 - generating each pin for each block based on said top-level placement and route to determine pin assignments;
 - performing a block-level floor planning for each block; performing a block-level placement for each block;
 - performing a plurality of block-level operations to optimize each block; and

performing a block-level route for each block.

- 29. A method of determining a plurality of pins for each comprising:
 - a) receiving a netlist of said current integrated circuit;
 - b) receiving physical design information from a prior integrated circuit, wherein said physical design information includes pin assignments of blocks of said prior integrated circuit;
 - c) using said netlist and said physical design information to perform a top-level placement for a plurality of ports corresponding to each block of said current integrated
 - d) using said netlist and said physical design information to perform a top-level route for said ports to determine pin assignments for each block of said current integrated circuit; and
 - e) generating each pin for each block based on said top-level route to determine pin assignments.

17

- 30. A method as recited in claim 29 further comprising: partitioning said netlist into a plurality of blocks of said current integrated circuit, each block including a blocklevel netlist.
- 31. A method as recited in claim 29 wherein said physical 5 design information includes optimal clock distribution tree of said prior integrated circuit.
- 32. A method as recited in claim 29 wherein said physical design information includes parasitic extraction data of said prior integrated circuit.
- 33. A method as recited in claim 29 wherein said physical design information includes identification of congested blocks of said prior integrated circuit.
- 34. A method as recited in claim 29 wherein said physical design information includes metal resources of said prior 15 integrated circuit.
- 35. A method as recited in claim 29 wherein said physical design information includes information which facilitates optimizing said current integrated circuit.
- 36. A method as recited in claim 29 wherein said physical 20 design information includes locations of obstructions of said prior integrated circuit.
- 37. A method as recited in claim 36 wherein said obstructions include a random access memory (RAM).
- 38. A method as recited in claim 29 wherein said physical 25 design is an abutted-pin hierarchical physical design.
- 39. A method as recited in claim 38 wherein said physical design includes a top-level physical design.
- 40. A method as recited in claim 38 wherein said physical design includes a block-level physical design.
- 41. A computer-readable medium comprising computerexecutable instructions stored therein for performing a method of determining a plurality of pins for each block of a physical design of a current integrated circuit, comprising:
 - a) receiving a netlist of said current integrated circuit;
 - b) receiving physical design information from a prior integrated circuit, wherein said physical design information includes pin assignments of blocks of said prior integrated circuit;
 - c) using said netlist and said physical design information to perform a top-level placement for a plurality of ports corresponding to each block of said current integrated circuit:

18

Filed 11/28/2006

- d) using said netlist and said physical design information to perform a top-level route for said ports to determine pin assignments for each block of said current integrated circuit; and
- e) generating each pin for each block based on said top-level route to determine pin assignments.
- 42. A computer-readable medium as recited in claim 41 wherein said method further comprises:
 - partitioning said netlist into a plurality of blocks of said current integrated circuit, each block including a blocklevel netlist.
- 43. A computer-readable medium as recited in claim 41 wherein said physical design information includes optimal clock distribution tree of said prior integrated circuit.
- 44. A computer-readable medium as recited in claim 41 wherein said physical design information includes parasitic extraction data of said prior integrated circuit.
- 45. A computer-readable medium as recited in claim 41 wherein said physical design information includes identification of congested blocks of said prior integrated circuit.
- 46. A computer-readable medium as recited in claim 41 wherein said physical design information includes metal resources of said prior integrated circuit.
- 47. A computer-readable medium as recited in claim 41 wherein said physical design information includes information which facilitates optimizing said current integrated circuit.
- 48. A computer-readable medium as recited in claim 41 wherein said physical design information includes locations 30 of obstructions of said prior integrated circuit.
 - 49. A computer-readable medium as recited in claim 48 wherein said obstructions include a random access memory (RAM).
- 50. A computer-readable medium as recited in claim 41 wherein said physical design is an abutted-pin hierarchical physical design.
- 51. A computer-readable medium as recited in claim 50 wherein said physical design includes a top-level physical
- 52. A computer-readable medium as recited in claim 50 wherein said physical design includes a block-level physical